INTERCONNECT PERFORMANCE ESTIMATION MODELS FOR SYNTHESIS AND DESIGN PLANNING

Jason Cong and Zhigang Pan
Department of Computer Science
University of California, Los Angeles, CA 90095
Email: {cong, pan} @cs.ucla.edu

ABSTRACT

The objective of this work is to provide simple, efficient, yet reasonably accurate interconnect performance estimation models for synthesis and design planning under various complex interconnect optimization techniques. We have developed a set of closed-form delay estimation models as functions of interconnect length as well as some other key interconnect and device parameters with the consideration of various interconnect optimization techniques, which include optimal wire-sizing (OWS), simultaneous driver and wire sizing (SDWS), and simultaneous buffer insertion/sizing and wire sizing (BISWS). These models have been tested on a wide range of parameters and shown to have about 90% accuracy on average when compared with the delays obtained by running complex optimization algorithms directly followed by HSPICE simulations. Moreover, our models run in constant time for all practical purposes. As a result, these simple, fast, yet accurate models are expected to be very useful for a wide variety of purposes, including layout-driven logic and high level synthesis, performance-driven floorplanning, and interconnect planning.

1. INTRODUCTION

As VLSI circuit design advances to deep sub-micron (DSM) technologies, interconnect has become the dominating factor in determining the overall circuit performance. As a result, it impacts all aspects of the design flow. In recent years, many interconnect optimization techniques, including interconnect wire sizing, driver sizing, buffer insertion and sizing, etc., have been proposed and shown to be very effective for interconnect delay reductions (see[1, 2] for comprehensive surveys).

However, in the current VLSI design flow, interconnect optimization is usually done at very late stages. Consequently, accurate interconnect performance, especially that for global interconnects is not known to logic/high level synthesis and floorplanning tools. Since interconnect optimization may improve interconnect performance by a factor of 5 to 6× [2, 3], it is less likely for synthesis and design planning tools to make correct decision without proper modeling of the impact of interconnect optimization. A brute-force integration that runs existing interconnect optimization algorithms directly at the synthesis and design planning levels may not be practical in designing complex DSM circuits due to the following reasons:

- Inefficiency: Most interconnect optimization algorithms use either iterative local refinement operations or dynamic programming based approaches. Although shown to be polynomial in time complexity, they are still too costly to be used repeatedly by logic and high level synthesis engines and/or design planning tools.

- Lack of abstraction: To make use of those optimization programs, a lot of detailed information is needed, such as the granularity of wire segmentation, number of wire widths and buffer sizes, etc. However, such information is usually not available during the synthesis and planning level.

- Difficulty to interact synthesis engines with layout optimization tools.

To deal with these problems, we develop in this work a set of fast and accurate interconnect delay estimation models under various optimization techniques, namely optimal wire sizing (OWS), simultaneous driver and wire sizing (SDWS), and buffer insertion, sizing and wire sizing (BISWS). Note that most previous layout-driven logic/high level synthesis works, such as [4, 5], often use over-simplified models which assume that the interconnect delay is proportional to the square of wire length, without considering the interconnect optimization. We observe that this quadratic delay model (based on some nominal wire width) can be 5× larger than the final optimized delay [2, 3]. Therefore, it is no longer accurate to guide the synthesis tools in deep submicron designs.

Our closed-form delay estimation models overcome all three difficulties listed above: (i) their running time is very low (in constant time in practice), mainly by the complexity of finding the root of some non-linear equations; (ii) they provide abstraction and do not need detailed information such as wire segmentation, number of wire width, etc.; (iii) they can be easily embedded into any synthesis engine. More detailed discussion of applications of our performance estimation models will be given in Section 6.

The rest of the paper is organized as follows. Section 2 states the problem formulation and parameters used for our study. Sections 3 to 5 present the delay estimation models under OWS, SDWS and BISWS respectively, and compare them with HSPICE simulations after running corresponding optimization algorithms using the UCLA Tree-Reporter-Interconnect-Optimization (TRIO) package [2]. Section 6 presents concluding remarks and possible applications of our models.

*This research is partially sponsored by Semiconductor Research Corporation under Contract 98-DJ-665 and a grant from Intel Corporation under the California MICRO Program.
2. PROBLEM FORMULATION AND PARAMETERS

The objective of our study is to quickly and accurately estimate interconnect delays with consideration of interconnect optimization. Fig. 1 shows such an interconnect wire of length $l$ to be considered. It is driven by a gate $G$, and has loading capacitance $C_L$. $G$’s input waveform is generated by a nominal gate $G_0$ connected with a ramp voltage input. The delay to be minimized is the overall delay from the input of $G_0$ to the load $C_L$, while the delay to be measured and estimated is the stage delay from the input of $G$ to $C_L$, denoted as $T(G, l, C_L)$. The input stage delay is included during the optimization so that it acts as a constraint to avoid over-sizing $G$ in the optimization of the stage delay $T(G, l, C_L)$. Our goal is to develop simple closed-form formulas and procedures to efficiently estimate $T(G, l, C_L)$ for a single-source RC interconnect tree to minimize the sum of weighted delays from the source to timing-critical sinks under the Elmore delay model. It was extended to optimize a routing tree with multiple sources [12], and to minimize the maximum delay using Lagrangian relaxation [13]. An alternative approach to perform wire-sizing optimization is through bottom-up dynamic programming [14] and it can be combined easily with routing tree construction and buffer insertion [15]. Later on, optimal continuous wire sizing (CWS) for a wire segment was studied. Closed-form wire shaping functions was obtained to minimize the Elmore delay, first without fringing capacitance [16, 17], later on with fringing capacitance [18, 19], and recently for a bi-directional wire [20].

Our detailed study first shows very close matches between CWS and DWS in terms of the resulting delays after optimization (see [21] for details). Therefore, in the following discussions, we will just use CWS for either CWS or DWS. For CWS, the size of driver $G$ in Fig. 1 is fixed. Let $R_D$ be the effective resistance of $G$, $T_{ovs}(R_D, l, C_L)$ be the delay under CWS for an interconnect $l$ with driver resistance $R_D$ and loading capacitance $C_L$. We have performed extensive analytical and numerical studies on the original closed-form wire shape and delay functions under CWS [18, 20] and extracted the key terms that contribute to the optimal CWS delay as follows:

$$T_{ovs}(R_D, l, C_L) = \left( \frac{\alpha l}{W^2(\alpha z l)} + 2\alpha l/W(\alpha sl) \right) + R_D c_f + \sqrt{R_D r_c c_f l} \cdot l$$

(1)

where $\alpha = \frac{1}{\sqrt{r_c c_f}}$, $\alpha_z = \sqrt{r_c r_d/c_f}$, and $W(x)$ is Lambert’s $W$ function [18] defined as the value of $w$ that satisfies $we^w = x$.

The justification for Eqn. (1) can be found in [21]. When the fringing capacitance is zero, it consists of the first two terms and degenerates into the closed-form optimal Elmore delay formula under CWS without fringing capacitance, as shown below:

$$T_{ovs}(R_D, l, C_L)|_{c_f=0} = \alpha l^2/W^2(\alpha z l) + 2\alpha l^2/W(\alpha sl)$$

(2)

The last two terms in Eqn. (1) are the adjustment terms...
when considering the fringing capacitance. From the definition of the convex function and the characteristics of the $W$ function, we can easily show that

**Proposition 1** $T_{out}$ is a sub-quadratic convex function with respect to the interconnect length $l$. □

This characteristic of $T_{out}$ will be useful to perform optimal buffer insertion and wire sizing (BIWS) in Section 5.

We have tested the closed-form delay estimation model in Eqn. (1) on a wide range of parameters. It matches the optimal delay very well from running TRIO package under OWS optimization, with about 90% accuracy on average. An example with typical interconnect parameters is shown in Fig. 2. In these experiments, we have wire width set being $\{W_{min}, 2W_{min}, \ldots, 20W_{min}\}$ and the wire is segmented into 10μm-long segments.

4. **DELAY ESTIMATION MODEL UNDER SIMULTANEOUS DRIVER AND WIRE SIZING (SDWS)**

This section presents the delay estimation model under SDWS, which sizes both the wires and the driver. The SDWS problem was first studied in [22]. It was shown that the dominance property presented in [11] still holds for SDWS problem and the local refinement operations (as used by OWS) can be used iteratively to compute tight lower and upper bounds of the optimal widths for the driver and wires efficiently. However, it has not been possible to develop a closed-form solution from the local refinement based iterative algorithm.

To obtain an accurate delay estimation model, we use the OWS delay estimation model from the previous section. Note that in our problem formulation, $C_0$ is fixed. But the driver $G$ can be sized optimally to achieve the best performance from available driver set $D$. Denote $R_{d0}$ and $R_d$ to be the effective resistance of $G_0$ and $G$, and $C_d$ to be the input capacitance of $G$. Suppose $G's$ size is $k\times$ minimum device. From the switch-level device model, we have $R_d = r_d/k$ and $C_d = kc_p$. Then the overall delay from the input of $G_0$ to $C_L$ in Fig. 1 to be minimized is

$$T(k) = \left(t_g + R_{d0} \cdot C_d\right) + t_g + T_{out}(R_d, l, C_L) = (t_g + R_{d0} \cdot k c_p) + t_g + T_{out}(r_d/k, l, C_L)$$

**Delay Estimation Model under SDWS**

**Input:** $R_{d0}, l, C_L, c_p, r_d, k$, and driver set $D$ of size between $[k_{min}, k_{max}]$

1. Calculate the best driver size $k_{opt}$ that minimize $T(k)$ of Eqn. (3)
   - calculate the root $k^*$ of $dT(k)/dk = 0$
   - if $k_{min} < k^* < k_{max}$
     - $k_{opt}$ is one of $[k^*]$ or $[k^*]$ which gives smaller $T(k)$
   - else
     - $k_{opt}$ is one of $k_{min}$ or $k_{max}$ which gives smaller $T(k)$
2. Compute $T_{dus}$ using Eqn. (4)

Recall that we do not include the input stage delay in our delay estimation. The simple delay estimation procedure under SDWS is outlined in Fig. 3. To solve the root $k^*$ of $dT(k)/dk = 0$, we can use the efficient numerical approach such as bisection method [23]. Let $\epsilon_0$ be the initial range that $k^*$ lies in and $\epsilon$ be the error tolerance for $k^*$. Bisection method basically cuts the root search range by half at each iteration. So the number of iterations will be $\log_2(\epsilon_0/\epsilon)$. In practice, ten or less iterations are usually sufficient for the root-finding. Therefore, for all practical purposes, the procedure in Fig. 3 can be considered to run in constant time.

Fig. 4 compares the optimal delay from our estimation model and that from running TRIO package under SDWS using the 0.18 μm technology. Our delay estimation model matches the experimental results very well, with over 90% accuracy on the average.
5. DELAY ESTIMATION MODEL UNDER BUFFER INSERTION/SIZING AND WIRE SIZING (BISWS)

BISWS is a more powerful technique that can further reduce interconnect delay than SDWS by allowing buffer insertion to divide long wires into shorter ones. A polynomial-time dynamic programming based algorithm was first presented in [24] to find the optimal buffer placement and sizing for RC trees under the Elmore delay model. It was further extended to include simultaneous buffer insertion and wiresizing [14]. In this section, we will first introduce the concept of critical length for buffer insertion under OWS and give an analytical formula for it. Then we derive a delay estimation model for buffer insertion and wire sizing (BISWS, no buffer sizing), and for buffer insertion, sizing and wire sizing (BISWS).

5.1. Critical Length for Buffer Insertion under Optimal Wire Sizing

Given the delay estimation model $T_{ows}(R_d, l, C_L)$ in Eqn. (1), we can analyze the longest wire that can run without benefit from buffer insertion. For a buffer $b$ with intrinsic delay of $T_b$, input capacitance of $C_b$ and output resistance of $R_b$, denote $T_{buf}(\alpha, R_b, l, C_L)$ to be the delay by inserting one such buffer at the position of $\alpha l$ from the source ($0 \leq \alpha \leq 1$). Then

$$T_{buf}(\alpha, R_b, l, C_L) = T_{ows}(R_b, \alpha l, C_b) + T_b + T_{ows}(R_b, (1-\alpha)l, C_L).$$

is the delay after inserting one buffer into the wire with OWS of the resulting two wire segments. We can find the $\alpha$ that minimizes the $T_{buf}(\alpha, R_b, l, C_L)$ by solving the root of $dT_{buf}/d\alpha = 0$ under $0 \leq \alpha \leq 1$, denoted as $\alpha_{opt}$. Then it is beneficial to insert such a buffer into a wire of length $l$, loading capacitance of $C_L$, and driver resistance of $R_d$ if and only if the resulting delay is smaller than the optimal wire sizing delay, i.e.

$$T_{buf}(\alpha_{opt}, R_d, l, C_L) < T_{ows}(R_d, l, C_L).$$

We define the critical length for inserting buffer $b$ to be the minimum $l$ that satisfies Eqn. (6) and denote it as $l_{crit}(R_d, C_i)$. Intuitively, when the wire length $l$ is small, optimal wire sizing will achieve the best delay; whereas when the interconnect is long enough, the buffer insertion becomes beneficial. Thus, the root of $l$ for the following equation

$$f(l) = T_{buf}(\alpha_{opt}, R_d, l, C_L) - T_{ows}(R_d, l, C_L) = 0$$

gives the critical length for buffer insertion, i.e., $l_{crit}(R_d, C_i)$. The critical length computation procedure is outlined in Fig. 5. Similar to SDWS, we use very fast binary search method [23] to obtain the root for Eqn. (7). Let $C_o$ be the initial root range and $\epsilon$ be the error tolerance for $l_{crit}$, the root can be computed in $\log_2(C_o/\epsilon)$ iterations in step 2. In practice, a conservative estimation of $C_o = 2m$ and a error tolerance of $\epsilon = 10\mu m$ are usually sufficient enough for our delay estimation purpose, which leads to about 11 iterations for computing $l_{crit}(b, R_d, C_i)$. Therefore in practice, the procedure in Fig. 5 can be considered to run in constant time.

We notice that in a very recent work by [25], critical length concept was also introduced but based on a different assumption. In [25], buffer insertion was performed on a uniform wire line, whereas ours is performed together with

---

**Procedure to Compute $l_{crit}(b, R_d, C_i)$**

**Input:** $R_d$, $C_i$, and buffer $b$ with characteristics of $R_b$, $C_b$ and $T_b$

1. Initialize $l_{crit}$'s range $[l_{min}, l_{max}]$.
2. while $l_{max} - l_{min} > \epsilon$
3. Compute $l_{mid} = (l_{min} + l_{max})/2$
4. if $f(l_{mid}) > 0$, $l_{min} = l_{mid}$
5. else $l_{max} = l_{mid}$
6. return $l_{mid}$

---

**Figure 5.** The procedure to compute critical length for buffer insertion.

**Table 2.** Critical length $l_{crit}$ (in mm) for buffer insertion under uniform min wire width based on [25] and under OWS based on Eqn. (7) with some typical buffer sizes from 10x to 500x min device.

<table>
<thead>
<tr>
<th>Tech. ((\mu m))</th>
<th>0.25</th>
<th>0.18</th>
<th>0.15</th>
<th>0.13</th>
<th>0.10</th>
<th>0.07</th>
</tr>
</thead>
<tbody>
<tr>
<td>[25]</td>
<td>2.52</td>
<td>2.29</td>
<td>2.14</td>
<td>1.94</td>
<td>1.50</td>
<td>1.43</td>
</tr>
<tr>
<td>Ours</td>
<td>10x</td>
<td>4.12</td>
<td>3.80</td>
<td>3.57</td>
<td>3.61</td>
<td>2.92</td>
</tr>
<tr>
<td></td>
<td>50x</td>
<td>6.40</td>
<td>5.81</td>
<td>6.01</td>
<td>5.51</td>
<td>4.45</td>
</tr>
<tr>
<td></td>
<td>100x</td>
<td>7.47</td>
<td>6.83</td>
<td>7.04</td>
<td>6.39</td>
<td>5.30</td>
</tr>
<tr>
<td></td>
<td>200x</td>
<td>8.65</td>
<td>7.92</td>
<td>8.14</td>
<td>7.43</td>
<td>6.35</td>
</tr>
<tr>
<td></td>
<td>500x</td>
<td>9.98</td>
<td>9.10</td>
<td>9.30</td>
<td>8.57</td>
<td>7.13</td>
</tr>
</tbody>
</table>

OWS. In [25], an important observation is that $l_{crit}$ is independent of buffer size. However, this is not the case for our $l_{crit}$ where OWS is performed. As a comparison, Table 2 shows the critical lengths for various NTRS 97 technology generations using the formula of [25] under uniform minimum wire width (MIN) and using our procedure in Fig. 5 under some typical buffer sizes. It is interesting to observe from that: (i) $l_{crit}$ decreases as technology further advances. But $l_{crit}$'s decrease is not as fast as the technology's scaling down. (ii) As $l_{crit}$ decreases and chip size increases [8], more buffers shall be used for performance optimization as the technology scales. So for DSM circuit designs, a long interconnect is no longer a simple metal line but indeed a complex circuitry and needed to be planned carefully! (iii) In contrast to [25], our $l_{crit}$ under OWS is no longer independent of buffer size. Indeed, it tends to increase as buffer size gets larger. (iv) Our $l_{crit}$ under OWS may be significantly larger than that based on MIN. For example in the 0.25\(\mu m\) technology, $l_{crit}$ under OWS with 500x minimum device is 9.98 mm, about 4 times of that based on MIN, which is 2.52 mm.

5.2. Delay Estimation Model Under Buffer Insertion and Wire Sizing (BISWS)

In this subsection, we derive the delay estimation model under optimal buffer insertion and wire sizing. We assume that all buffers (including the driver) are of the same size and the size is given a priori. We will first provide some theoretical analysis, then give the delay modeling for BISWS.

**Proposition 2** For optimal BISWS solution to an interconnect wire, the distance between adjacent buffers is equal.

**Proof:** We just need to prove that for any internal buffer $b$ (i.e., neither the first or the last), it should be inserted in the middle position of its two neighboring buffers. Since all buffers are of the same size, we just need to minimize
the sum of two OWS solutions before and after the inserted buffer. According to Proposition 1, \( T_{\text{ows}} \) is a convex function of \( l \). Then, from the definition of the convex function (i.e., \( \lambda f(x) + (1 - \lambda)f(y) \geq f(\lambda x + (1 - \lambda)y) \), \( \lambda \in [0,1] \)), we have

\[
\frac{1}{2} T_{\text{ows}}(R_0, 0.5 l, C_b) + \frac{1}{2} T_{\text{ows}}(R_0, (1 - 0.5) l, C_b) \\
\geq T_{\text{ows}} \left( R_0, \frac{1}{2} l + \frac{1}{2} (1 - 0.5) l, C_b \right) \\
= T_{\text{ows}}(R_0, l, C_b)
\]

(8)

So the best location for the buffer \( b \) will be \( l_{\text{opt}} = 1/2 \). That is to say, the buffers will be equally spaced.

Remark 1: In [26] and [25], buffer insertion was performed at equal spacing for an interconnect with uniform wire width. It was stated that the number of buffers as well as the delay are linear functions of the interconnect length. The justification of such a conclusion was recently presented in [27]. However, none of [26], [27] and [25] performed optimal wire sizing while doing buffer insertion. From our proof above, it is clear that as long as the wire segment delay is a convex function of \( l \), which is the case for both uniform wire width and optimal wire sizing, we should insert buffers at equal spacing.

Given Proposition 2, it is easy to show that

**Proposition 3** The optimal distance between adjacent buffers under optimal BIWS is \( l_{\text{crit, BIWS}} = l_{\text{crit}} \).

We simply denote \( l_{\text{crit, BIWS}}(b, R_0, C_b) \) as \( l_c \). Then the total number of buffers (including the driver) will be \( n_b = \lceil l_c \rceil \). They divide the original wire into \( n_b \) stages. Each stage has equal wire length of \( l_c \) and equal delay of \( T_{\text{crit}} = t_g + T_{\text{ows}}(R_0, l_c, C_b) \) (defined as the critical delay), except the last one. Let the length of the last stage wire segment be \( l_{\text{last}} \), then \( l_{\text{last}} = l - (n_b - 1) l_c \), and the last stage delay is \( T_{\text{last}} = t_g + T_{\text{ows}}(R_0, l_{\text{last}}, C_b) \). Therefore, the following accurate delay estimation model for BIWS is obtained:

\[
T_{\text{BIWS}} = T_{\text{crit}} \cdot (n_b - 1) + T_{\text{last}} \\
= \tau_{\text{BIWS}} \cdot (n_b - 1) l_c + T_{\text{last}}
\]

(9)

where \( \tau_{\text{BIWS}} \) is given by the delay estimation model under OWS:

\[
\tau_{\text{BIWS}} = t_g/l_c + \alpha l_c/W^2(\alpha l_c) + 2\alpha l_c/W(\alpha l_c) + R_0 c_f + \sqrt{R_0 D_c c_f l_c}
\]

(10)

The model in (9) can be further approximated by the following linear model with respect to \( l_c \), which will usually be accurate enough for delay estimation purpose

\[
T_{\text{BIWS}} = \tau_{\text{BIWS}} \cdot l + t_g
\]

(11)

The delay estimation model under BIWS is summarized in Fig. 6. In practice, \( l_c = l_{\text{crit}}(b, R_0, C_b) \) can be computed in constant time. Eqsns. (9), (10) and (11) can also be computed easily in constant time, so our estimation model under BIWS again takes only constant time. For buffer size of 100× minimum, we list \( l_c \) and \( \tau_{\text{BIWS}} \) in Table 3. It shows that the estimated buffer numbers match those given by running BIWS algorithm [2] in TRIO very well, differing by at most one for a 2cm interconnect. In terms of delay, the model in either (9) or (11) gives very good matches compared with running TRIO as shown in Fig. 7, having about 90% accuracy.

**Figure 6. The Delay Estimation Model under Optimal Buffer Insertion and Wire Sizing.**

<table>
<thead>
<tr>
<th>Tech. (( \mu m ))</th>
<th>0.25</th>
<th>0.18</th>
<th>0.15</th>
<th>0.13</th>
<th>0.10</th>
<th>0.07</th>
</tr>
</thead>
<tbody>
<tr>
<td>( l_c )</td>
<td>7.5</td>
<td>6.8</td>
<td>7.0</td>
<td>6.4</td>
<td>5.3</td>
<td>3.9</td>
</tr>
<tr>
<td>( \tau_{\text{BIWS}} )</td>
<td>0.53</td>
<td>0.44</td>
<td>0.39</td>
<td>0.38</td>
<td>0.39</td>
<td></td>
</tr>
<tr>
<td>#BT</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>7</td>
</tr>
</tbody>
</table>

Table 3. Results from delay estimation model and running TRIO under BIWS. Buffer size is 100× min. \( l_c \) is in mm, and \( \tau_{\text{BIWS}} \) is in \( \text{100ns/\mu m} \). \([l_c]\) and \#BT are numbers of buffers inserted for a 2 cm interconnect estimated from the model and obtained by running TRIO, respectively.

5.3. **Delay Estimation Model under Buffer Insertion, Sizing and Wire Sizing (BIWS)**

The BIWS technique is the most complete and powerful optimization to reduce delay for global interconnects. The optimal delay will be largely dependent of the given buffer choices, which makes the delay estimation modeling more difficult. However, as seen in BIWS, buffer insertion divides the original long wires into smaller segments according to some critical length \( l_c \) and shields the quadratic behavior. Therefore we expect that a similar linear relationship between delay and length will still hold for BIWS. This hypothesis is confirmed by Fig. 8, which shows the optimized delay by running TRIO package under BIWS optimization for various technologies in NTRS’97. For all technologies, the buffer size is up to 1000× minimum feature size, and the wire width is up to 20× minimum width.

Then the only unknown to be determined is the slope of the linear function. For a long wire with many buffers, we observe from our running of TRIO package that the internal buffers will be approximately of the same size and of equal distance between adjacent buffers due to their symmetric structure. Therefore, the slope can be estimated using the best BIWS solution from available buffer selections. The delay estimation model for BIWS is thus proposed as follows:

\[
T_{\text{BIWS}} = \tau_{\text{BIWS}} \cdot l + t_g
\]

(12)

where \( \tau_{\text{BIWS}} = \min_k \{ \tau \text{BIWS} \} \) from available buffer set \( B \). The critical length \( l_c \) for BIWS is then estimated by the critical length of BIWS with minimum \( \tau_{\text{BIWS}} \). The delay estimation model under BIWS is summarized in Fig. 9. It is easy to show that the time complexity of the model is \( O(|B|) \), where \( B \) is the set of available buffer sizes (usually no more than 20, so the BIWS estimation model can also be considered to run in constant time for practical purposes). The results from the delay estimation model and from running BIWS algorithm in the TRIO package are shown in Table 4 and Fig. 10. The estimation model again closely matches the experimental results.

Remark 2: In [28], the closed-form optimal BIWS solution without consideration of fringing capacitance was de-
Figure 7. Comparison of delay estimation model with running TRIO under BISWS optimization for the 0.07 μm technology. $G_0$ and $C_L$ are based on a 10x minimum device.

Figure 8. The delay vs. length relationship using BISWS of TRIO package for various NTRS'97 technology generations from 0.25 μm to 0.07 μm. For all technologies, $G_0$ and $C_L$ in Fig. 1 are based on a 10x minimum.

6. CONCLUSIONS AND APPLICATIONS

The main contribution of our work is a set of closed-form delay estimation models and very efficient computation procedures (constant time in practice) under various interconnect optimization techniques, such as OWS, SDWS, and BISWS for both local wires (without buffer insertion) and global wires (with buffer insertion). These models match the experimental results very well (with about 90% accuracy on average) and run extremely fast compared with running complex interconnect optimization algorithms (e.g., TRIO) directly. In addition, they can be easily embedded and coded into any synthesis engine and design planning tool.

Delay Estimation Model under BISWS

Input: $K_d$, $L$, $C_L$, $G_0$, $C_f$, $f$, and the buffer set $B$

1. Compute the $T_{BISWS} = \min_{G_0 \in B}\{T_{TRIO}\}$
2. Compute $T_{BISWS}$ using Eqn. (12)

Figure 9. The Delay Estimation Model under Optimal Buffer Insertion, Sizing, and Wire Sizing.

<table>
<thead>
<tr>
<th>Tech. (μm)</th>
<th>0.25</th>
<th>0.15</th>
<th>0.13</th>
<th>0.10</th>
<th>0.07</th>
</tr>
</thead>
<tbody>
<tr>
<td>$f$</td>
<td>0.20</td>
<td>0.33</td>
<td>0.33</td>
<td>0.32</td>
<td>0.27</td>
</tr>
<tr>
<td>$T_{TRIO}$</td>
<td>0.41</td>
<td>0.33</td>
<td>0.33</td>
<td>0.32</td>
<td>0.27</td>
</tr>
<tr>
<td>$</td>
<td>H</td>
<td>/</td>
<td>K</td>
<td>$</td>
<td>3</td>
</tr>
<tr>
<td>#BT</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>4</td>
<td>5</td>
</tr>
</tbody>
</table>

Table 4. Results from delay estimation model and running TRIO under BISWS. For all technologies, $G_0$ and $C_L$ are based on the 10x minimum buffer. The units are the same as in Table 3.

We believe that these delay estimation models can be used in a wide spectrum of applications listed, but not limited, as follows:

- Placement-driven synthesis and mapping: One may keep a companion placement during synthesis and technology mapping [29, 30]. For every logic synthesis operation, the companion placement will be updated. Once the cell positions are known, one can use our delay estimation models to accurately predict performance and feed it into the synthesis engine.
- RTL and physical level floorplan: During the sizing and placement of functional blocks, one can use our models to accurately predict the impact on the performance of global interconnects.
- Interconnect process technology optimization: Interconnect parameters (e.g., metal aspect ratio, minimum spacing, etc.) may be tuned to optimize the delays predicted by our models for global, average, and local interconnects under certain wire-length distributions.
- Interconnect Planning: (i) Various interconnect optimization alternatives can be evaluated for front-end engines to make decision during RTL synthesis and floorplanning. (ii) Based on the back-end interconnect optimization requirements from our estimation models, routing resource as well as silicon real estate (e.g. for buffer insertion) can be planned beforehand.

We plan to extend our interconnect performance estimation models to handle nets with multiple-pin topology in the future. Also, we plan to look at the performance estimation models under area/power constraints.

ACKNOWLEDGMENTS

The authors would like to thank Prof. Martin Wong, Chung-Ping Chen, Youxin Gao from U.T. Austin for providing the continuous wire sizing program, and Mosur K. Mohan, Krishnamurthy Somyanath, Ganapati Srinivasa from Intel for their input and support of this project. We also thank Chris Chu from U.T. Austin, Lei He, Kye-Yong Khoo, and Cheng-Kok Koh from UCLA for their helpful discussions.
REFERENCES


