

Posters

1. Difference in Threshold-Voltage Variability Caused by Measurement Method
K. Terada and K. Tsuji / Hiroshima City University
2. Detailed Analysis of V_{th} Variation Induced by Probing Stress
T. Okagaki, T. Hasegawa, M. Fujii, A. Tsuda, K. Shibutani, M. Yokota, K. Onozawa / Renesas Electronics Corp.
3. High Routability and Low Ratio Mismatch Driven Common-Centroid Capacitor Array Generation
J. Li, B. Yang, Q. Dong, S. Nakatake / Design Algorithm Laboratory Inc., and University of Kitakyushu
4. SRAM Macro Synthesis with Layout-dependent Effect by Geometric Programming
Y. Zhang, Q. Dong, S. Nakatake / University of Kitakyushu and Design Algorithm Laboratory Inc.
5. Analysis of Distribution Tail of Extrapolated Threshold Voltage of 11 Billion Transistors
T. Mizutani, A. Kumar, T. Hiramoto / University of Tokyo
6. Virtual Source MOSFET Model: Parameter Extraction, Statistical Modeling and Application
L. Yu, L. Wei, D. Antoniadis, I. Elfadel, D. Boning / Massachusetts Institute of Technology and Masdar Institute of Science and Technology
7. Identifying Key Components of Variability using Energy based Control
F. Shaikh, W. He, J. Sprinkle, J. W. Roveda / University of Arizona
8. Fast Transistor (FX) Engine for Variation Aware Full Chip Timing Verification
S. Raja, F. Varadi / CLK Design Automation Inc.
9. Impact of Body-biasing Technique on RTN-induced CMOS Logic Delay Uncertainty
T. Matsumoto, K. Kobayashi, H. Onodera / Kyoto University
10. Adaptive Current-Threshold Determination for Accurate IDDQ Testing
M. Shintani, T. Sato / Kyoto University
11. On-chip Delay Measurement with Field Test Architecture DART
S. Ohtake, S. Kajihara, Y. Sato, M. Inoue, K. Hatayama, T. Yoneda, Y. Yamato, Y. Miura / Oita University, Kyushu Institute of Technology, Nara Institute of Science and Technology, Tokyo Metropolitan University, Japan Science and Technology Agency
12. An Impact of Within-die Variation on Supply Voltage Dependence of Path Delay
S. Nishizawa, T. Ishihara, H. Onodera / Kyoto University
13. Diagnosing Bias Runaway in Scaled Analog/Mixed-signal Circuits
K. B. Sutaria, J. B. Velamala, L. Tian, C.-R. Ho, M. S. W. Chen, Y. Cao / Arizona State University and University of Southern California