THE COMPUTER ENGINEERING RESEARCH CENTER

THE UNIVERSITY OF TEXAS AT AUSTIN

UT VLSI Seminar Series

Sponsored by: 

The VLSI Seminar Series is organized by the Integrated Circuits and Systems group at the University of Texas at Austin.  The goal is to provide an open forum for faculty, graduate students and local industry experts to share new ideas and directions in the general area of large-scale integrated circuits.

Mailing list: Please click here for instructions on how to subscribe or unsubscribe

Schedule for Spring 2007

Date/Time	Location	Speaker	Title/Abstract	Slides/Papers
Feb 15,   5:30 pm	ACES 6.304	Brian A. Moore	Hundred of Cores: Verification Challenges Beyond Quad-Core CPUs
Feb 21, 5 pm	ACES 2.402	Dr. Emrah Acar	Self-Consistent Analysis of Chip Power, Voltage and Temperature
Feb 28, 5 pm	ACES 2.402	Dr. Steven Burns	Comparative Analysis of Conventional and Statistical Design Techniques
Mar 7,   5 pm	ACES 6.304	Dr. Charles J. Alpert	The Nuts and Bolts of Physical Synthesis
Mar 21,   2 pm	ACES 6.304	Dr. Chandu Visweswariah	Statistical Techniques for Robust Digital Design
Mar 28, 3 pm	ACES Auditorium	Dr. Shawn Searles	An Integrated Quad-Core AMD Opteron™ processor
Mar 29, 2 pm	ACES 2.402	Prof. Sung Kyu Lim	Physical Design Automation for Fast and Reliable 3D circuits

Maps

• The ACES building is the new structure on the southeast corner of 24th and Speedway.
• Parking: We suggest parking garage 1 (PG1) at San Jacinto and 24th
• Need directions? Here are maps showing:
  • Scalable Yahoo map of 24th and Speedway
  • The UT Campus Area
  • Submap including ACES Building
  • Submap including Parking Garage #1

Organization

Comments? Need to schedule a seminar? Please contact Michael Orshansky or David Z. Pan.

This seminar series is jointly organized by the Department of Electrical and Computer Engineering, and the Computer Engineering Research Center at the University of Texas at Austin.

Previous Talks

Fall 2006

Spring 2006

Fall 2005

Spring 2005

Fall 2004

Spring 2004

Fall 2003

---

Sister Seminars

• Mixed-Signal/RF Integrated Circuits Seminar
• Computer Architecture Seminar

Last modified 03/20/2007 by Anand Ramalingam