




**8. Instruction Set Architecture – The LC-3
(Chapter 5)** September 26, 2018

- Review
 - The von Neumann (stored program) computer
 - LC-3 data path
- Instruction processing
 - Example instructions




Instruction Processing



ADDRESS IN PC

Instruction Processing: FETCH



Instruction Processing: DECODE

IDENTIFIES OPCODE
 4-16 BIT DECODER
 DEPENDING ON OPCODE
 IDENTIFY OTHER
 OPERANDS



Instruction Processing: EVALUATE ADDRESS

COMPUTE EFFECTIVE
 ADDRESS
 ADD OFFSET TO PC
 ADD OFFSET TO
 BASE REGISTER



Instruction Processing: FETCH OPERANDS

EXAMPLE:
FOR ADD, READ DATA
FROM THE
REGISTER FILE



Instruction Processing: EXECUTE

EXAMPLES,

ADD: SEND SIGNAL
TO ALU

STORE:
(OR LOAD) - DO NOTHING



Instruction Processing: STORE RESULT

WRITE TO DESTINATION

- REGISTER, OR
- MEMORY

ADDRESS IN MAR
DATA IN MDR
WRITE SIGNAL TO
MEMORY



INSTRUCTIONS (LC3)

LOOK LIKE DATA


3 TYPES OF INSTRUCTIONS:

- COMPUTING: ADD, AND
- DATA MOVEMENT: LD, ST
- CONTROL (BRANCH)
JMP, BR (ex: BRnz)

ISA (INSTRUCTION SET
ARCHITECTURE)

| | | | | | | | | | | | | | | | | |
|------------------|------|----|----|--------------|------------|---------|-----------|--------|---|---|---|---|---|---|---|---|
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADD ⁺ | 0001 | | | DR | SR1 | 0 | 00 | SR2 | | | | | | | | |
| ADD ⁺ | 0001 | | | DR | SR1 | 1 | imm5 | | | | | | | | | |
| AND ⁺ | 0101 | | | DR | SR1 | 0 | 00 | SR2 | | | | | | | | |
| AND ⁺ | 0101 | | | DR | SR1 | 1 | imm5 | | | | | | | | | |
| BR | 0000 | | | n | z | p | PCoffset9 | | | | | | | | | |
| JMP | 1100 | | | 000 | | | BaseR | 000000 | | | | | | | | |
| JSR | 0100 | | | 1 | PCoffset11 | | | | | | | | | | | |
| JSRR | 0100 | | | 0 | 00 | BaseR | 000000 | | | | | | | | | |
| LD ⁺ | 0010 | | | DR | PCoffset9 | | | | | | | | | | | |
| LDI ⁺ | 1010 | | | DR | PCoffset9 | | | | | | | | | | | |
| LDR ⁺ | 0110 | | | DR | BaseR | offset6 | | | | | | | | | | |
| LEA ⁺ | 1110 | | | DR | PCoffset9 | | | | | | | | | | | |
| NOT ⁺ | 1001 | | | DR | SR | 111111 | | | | | | | | | | |
| RET | 1100 | | | 000 | | | 111 | 000000 | | | | | | | | |
| RTI | 1000 | | | 000000000000 | | | | | | | | | | | | |
| ST | 0011 | | | SR | PCoffset9 | | | | | | | | | | | |
| STI | 1011 | | | SR | PCoffset9 | | | | | | | | | | | |
| STR | 0111 | | | SR | BaseR | offset6 | | | | | | | | | | |
| TRAP | 1111 | | | 0000 | | | trapvect8 | | | | | | | | | |
| reserved | 1101 | | | | | | | | | | | | | | | |


Example: LC-3 Add Instruction



ADD R6, R2, R6
ADD CONTENTS OF R6 AND R2
AND STORE RESULT IN R6

INSTR: OPCODE: x1C86

EXAMPLE ADD



0 0 0 1 0 0 1 1 0 0 1 1 1 1 1 0
ADD R1 R4 #-2

ADD R1, R4, #-2

ADD -2 TO CONTENTS OF R4
AND PUT RESULT IN R1

INSTR: x133E

CHANGING THE SEQUENCE OF INSTRUCTIONS

IN FETCH, PC IS INCREMENTED
WHAT ABOUT: LOOP
IF, THEN ELSE

JUMPS → ALWAYS CHANGE PC
BRANCH → CONDITIONAL
EXAMPLE: RESULT OF ADD IS 0

50 SHEETS
100 SHEETS
200 SHEETS
22-141
22-142
22-143
22-144
200 SHEETS

