

8. Instruction Set Architecture – The LC-3 (Chapter 5)

September 26, 2018






- **Review**


- The von Neumann (stored program) computer
- LC-3 data path

- **Instruction processing**


- Example instructions

MUX (SELECTOR)





Instruction Processing




ADDRESS IN PC

Instruction Processing: FETCH



INSTRUCTION FETCH




Instruction Processing: DECODE

IDENTIFIES OPCODE

4-16 BIT DECODER

DEPENDING ON OPCODE

IDENTIFY OTHER
OPERANDS



Instruction Processing: EVALUATE ADDRESS

COMPUTE EFFECTIVE
ADDRESS

ADD OFFSET TO PC

ADD OFFSET TO
BASE REGISTER



Instruction Processing: FETCH OPERANDS

EXAMPLE:

FOR ADD, READ DATA
FROM THE
REGISTER FILE




Instruction Processing: EXECUTE

EXAMPLES .

ADD: SEND SIGNAL
TO ALU

STORE:
(OR LOAD) — DO NOTHING



Instruction Processing: STORE RESULT

WRITE TO DESTINATION

- REGISTER, OR
- MEMORY

ADDRESS IN MAR

DATA IN MDR

'WRITE' SIGNAL TO

MEMORY



INSTRUCTIONS (LC3)

LOOK LIKE DATA

3 TYPES OF INSTRUCTIONS:

- COMPUTING: ADD, AND

- DATA MOVEMENT: LD, ST



- CONTROL (BRANCH)

JMP, BR (ex: BRWZ)

ISA (INSTRUCTION SET
ARCHITECTURE)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADD ⁺	0001			DR			SR1			0	00		SR2			
ADD ⁺	0001			DR			SR1			1	imm5					
AND ⁺	0101			DR			SR1			0	00		SR2			
AND ⁺	0101			DR			SR1			1	imm5					
BR	0000			n	z	p	PCoffset9									
JMP	1100			000			BaseR			000000						
JSR	0100			1	PCoffset11											
JSRR	0100			0	00		BaseR			000000						
LD ⁺	0010			DR			PCoffset9									
LDI ⁺	1010			DR			PCoffset9									
LDR ⁺	0110			DR			BaseR			offset6						
LEA ⁺	1110			DR			PCoffset9									
NOT ⁺	1001			DR			SR			111111						
RET	1100			000			111			000000						
RTI	1000			000000000000												
ST	0011			SR			PCoffset9									
STI	1011			SR			PCoffset9									
STR	0111			SR			BaseR			offset6						
TRAP	1111			0000			trapvect8									
reserved	1101															

Example: LC-3 Add Instruction



ADD | R₆ | R₂ | R₆

ADD CONTENTS OF R₆ AND R₂
AND STORE RESULT IN R₆

INSTR:

OPCODE: X1C86

EXAMPLE ADD

PC

x3001


R0	
R1	x0004
R2	
R3	
R4	x0006
R5	
R6	
R7	

x3000	x3006
x3001	<u>x133E</u>
x3002	x3006
x3003	
x3004	
x3005	
x3006	
x3007	
x3008	

IR x133E



x3001 x133E
MAR MDR



IMMEDIATE

ADD R1, R4, #-2

ADD -2 TO CONTENTS OF R4
AND PUT RESULT IN R1

INSTR: x133E

CHANGING THE SEQUENCE OF INSTRUCTIONS

IN FETCH, PC IS INCREMENTED


WHAT ABOUT : LOOP

IF, THEN ELSE

JUMPS → ALWAYS CHANGE PC

BRANCH → CONDITIONAL

EXAMPLE: RESULT OF ADD IS 0



LC-3 Overview: Memory and Registers

Memory

- address space: 2^{16} locations (16-bit addresses)
- addressability: 16 bits

Registers

- temporary storage, accessed in a single machine cycle
 - accessing memory generally takes longer than a single cycle
- eight general-purpose registers: **R0 - R7**
 - each **16 bits wide**
 - how many bits to uniquely identify a register?
- other registers
 - not directly addressable, but used by (and affected by) instructions
 - **PC** (program counter), **condition codes**

LC-3 Overview: Instruction Set

Opcodes

- 15 opcodes
- *Operate* instructions: ADD, AND, NOT
- *Data movement* instructions: LD, LDI, LDR, LEA, ST, STR, STI
- *Control* instructions: BR, JSR/JSRR, JMP, RTI, TRAP
- some opcodes set/clear *condition codes*, based on result:
 - N = negative, Z = zero, P = positive (> 0)

Data Types

- 16-bit 2's complement integer

Addressing Modes

- How is the location of an operand specified?
- non-memory addresses: *immediate, register*
- memory addresses: *PC-relative, indirect, base+offset*

ADD/AND (Register)

this zero means "register mode"

