



Assertion-Based Verification

Harry D. Foster
Chief Scientist Verification
IC Verification Solutions Division
February 2020



Outline


- Industry Pulse
- How Verification is Done Today
- What Makes Verification Difficult
- Observability and Controllability Challenge
- Assertion-Based Verification
- Industry Case Studies
- Summary

2 HF, UT Austin, May 2020

© Mentor Graphics Corporation



Worldwide IC Market Growth




Source: IC Insight, The McClean Report 2020 (January), A Complete Analysis and Forecast of the Integrated Circuit Industry

© Mentor Graphics Corporation



Largest IC Product Categories




Decline in the DRAM and NAND flash memory markets for 2019



Source: IC Insight, The McClean Report 2020 (January), A Complete Analysis and Forecast of the Integrated Circuit Industry

© Mentor Graphics Corporation





HOW VERIFICATION IS DONE TODAY

What is Verification?

Verification is a process of ensuring that a design implementation meets its specification.


9 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

Simulation-Based Techniques

- Fundamental verification technique in use today
- Generally scales well
- Testing all possible states is generally incomplete




Assertions can be used to check results and measure coverage

10 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

Simulation Traversal Through the State Space




11 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

Time Explosion Problem

- How long would it take to exhaustively simulate this example?



2⁶⁴ vectors X 1 vector every micro-second = 584,941 years

An extremely fast simulator by today's standards!

12 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

Simulation and the Time Explosion Problem



2^{64} vectors X 1 vector every micro-second = 584,941 years


13 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

Formal-Based Techniques

- Does not require a testbench or input stimulus!
- Automatically uses algorithms to verify the functionality
- Verification can be complete
- Complements simulation-based techniques




14 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

Conceptual Formal Tool




15 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

How is formal different than simulation?



16 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

State Space Explosion

How many states exist in a typical design today?

17 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

Time and State Space Explosion

- Simulation suffers from time explosion
- Formal suffers from state explosion
- Together they complement each other






18 HF, UT Austin, May 2020

© Mentor Graphics Corporation


Mentor

WHAT MAKES VERIFICATION
DIFFICULT

INDUSTRY DRIVERS
Rising Design Complexity



What Makes Verification Difficult?



-Ted Scardamalia, internal IBM study


25 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

Directed-Test Approach

- Imagine verifying a car using a directed-test approach
 - Requirement: Fuse will not blow under any normal operation
 - Scenario 1: accelerate to 37 mph, pop in the new Billie Eilish CD, and turn on the windshield wipers



26 HF, UT Austin, May 2020


© Mentor Graphics Corporation

Mentor

A FEW WEEKS LATER...

Directed-Test Approach

- Imagine verifying a car using a directed-test approach
 - Requirement: Fuse will not blow under any normal operation
 - Scenario 714: accelerate to 48 mph, roll down the window, and turn on the left-turn signal



28 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

The Concurrency Challenge

- A purely directed-test methodology does not scale
 - Imagine writing a directed test for this scenario!
 - Truly heroic effort—but not practical




Finding Corner Case Bugs Due to Concurrency


Directed-test-based simulation finds the bugs you can think of...

Constrained-random simulation finds the bugs you never anticipated!

Concurrency is Complicated to Verify




A Maturing Industry to Address Growing Complexity




OBSERVABILITY & CONTROLLABILITY

Fundamental Challenge of Verification



Observability vs. Controllability

Test didn't set up the condition to propagate the bug



Assertions improve observability and reduce the need to propagate bugs

Controllability and Observability In Context of Code Coverage

```
input in;
output out;
output [7:0] counter;

reg [7:0] counter;

wire counter_overflow = (counter == 8'hff);
wire counter_underflow = (counter == 8'h00);

always @ (posedge clk or negedge xreset)
begin
    if (xreset == 0)
        counter <= 0;
    else if (en && in && !counter_overflow)
        counter <= counter + 1;
    else if (en && !in && !counter_underflow)
        counter <= counter - 1;
    else
        counter <= counter;
end
```

Poor Observability Misses Bugs

- Code coverage measures controllability
- 100% code coverage does not mean all bugs are detected [S. Devadas, A. Ghosh, and K. Keutzer. DAC 1996]
- DAC paper study found cases where:


Code Coverage Achieved	% of covered lines observable
90% Covered	Only 54% Observable
100% Covered	Only 70% Observable

37 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

Assertions Improve Observability




38 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

Where Verification Engineers Spend Their Time




Source: Wilson Research Group and Mentor, A Siemens Business, 2018 Functional Verification Study

39 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

Mean % Time Design Engineer is Doing Design vs Verification



Source: Wilson Research Group and Mentor, A Siemens Business, 2018 Functional Verification Study

40 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

ASSERTION-BASED VERIFICATION

Assertion-Based Verification

"How can one check a large routine in the sense of making sure that it's right? In order that the man who checks may not have too difficult a task, the programmer should make a number of definite assertions which can be checked individually, and from which the correctness of the whole program easily flows."



Alan Turing, 1949


42 HF UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

Property

- **Property**
 - a statement of design intent
 - used to specify behavior




43 HF UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

Assertion

- **Property**
 - a statement of design intent
 - used to specify behavior
- **Assertion**
 - A verification directive




44 HF UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

High-Level Assertion

- **Property**
 - a statement of design intent
 - used to specify behavior
- **Assertion**
 - A verification directive
- **High-level**
 - Architectural focused
 - Can be part of testbench




45 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

Low-Level Assertion

- **Property**
 - a statement of design intent
 - used to specify behavior
- **Assertion**
 - A verification directive
- **High-level**
 - Architectural focused
 - Can be part of testbench
- **Low-level**
 - Implementation focused
 - Embedded in or bind to the RTL




46 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

How Assertions Are Used Today



[Foster, Larsen, Turpin - DVCon 2006]

47 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

Who should create the assertions?

Verification Engineer



- High-Level Assertions
 - ❖ Requirement focused
 - ❖ Black-box assertions
- Accounted for in testplan
- Compliance traceability
- Create reusable ABV IP

Design Engineer



- Low-Level Assertions
 - ❖ Implementation focused
 - ❖ White-box assertions
- Not accounted for in testplan
- Improve observability
- Reduce debugging time

48 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

Who should create high-level assertions?

Verification Engineer



- High-Level Assertions
 - ❖ Requirement focused
 - ❖ Black-box assertions
- Accounted for in testplan
- Compliance traceability
- Create reusable ABV IP

Design Engineer



- Low-Level Assertions
 - ❖ Implementation focused
 - ❖ White-box assertions
- Not accounted for in testplan
- Improve observability
- Reduce debugging time

49 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

Who should create low-level assertions?

Verification Engineer



- High-Level Assertions
 - ❖ Requirement focused
 - ❖ Black-box assertions
- Accounted for in testplan
- Compliance traceability
- Create reusable ABV IP

Design Engineer



- Low-Level Assertions
 - ❖ Implementation focused
 - ❖ White-box assertions
- Not accounted for in testplan
- Improve observability
- Reduce debugging time


50 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

Specifying Design Intent

Assertions allow us to specify design intent in a way that lends itself to automation



// Assert that the grants for our simple arbiter are mutually exclusive


51 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

Identifying the Error Condition

For our arbiter example, we can write a Boolean expression for the error condition, as follows:



(grant0 & grant1) // error condition

52 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor


Checking the Error Condition before Assertions

- Doesn't lend itself to automation.


```
module arbiter (clk, rst_n, req0, req1, grant0, grant1);  
  ...  
  always @(posedge clk or negedge rst_n) begin  
    if (rst_n != 1'b0) // active low reset  
      if (grant0 & grant1)  
        $display ("ERROR: Grants not mutex");  
    ...  
  endmodule
```

Error Condition Boolean Expression


ASIC: Assertion Language Adoption



FPGA: Assertion Language Adoption




IEEE 1800 SystemVerilog Mutex Example



IEEE 1850 PSL Mutex Example

grant0 and grant1 must be mutually exclusive



```
assert always (!(grant0 & grant1) abort ~rst_n) @(posedge clk);
```


57 HF, UT Austin, May 2020

© Mantor Graphics Corporation

Mentor

Accellera OVL Mutex Example

grant0 and grant1 must be mutually exclusive



```
ovl_never a_mutex (clk, rst_n, (grant0 & grant1));
```

58 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor[®]

INDUSTRY CASE STUDIES

Published Data on Assertions Use

Percentage bugs found by various techniques

Assertion Monitors	34%
Cache Coherency Checkers	9%
Register File Trace Compare	8%
Memory State Compare	7%
End-of-Run State Compare	6%
PC Trace Compare	4%
Self-Checking Test	11%
Simulation Output Inspection	7%
Simulation Hang	6%
Other	8%

Kantrowitz and Noack [DAC 1996]

Assertion Monitors	25%
--------------------	-----

Assertion monitors	25%
Register Mismatch	22%
Simulation "No Progress"	15%
PC Mismatch	14%
Memory State Mismatch	8%
Manual Inspection	6%
Self-Checking Test	5%
Cache Coherency Check	3%
SAVES Check	2%

Taylor et al. [DAC 1998]

- **17%** of bugs found by assertions on **Cyrix** M3(p1) project
[Krolnik '98]
- **50%** of bugs found by assertions on **Cyrix** M3(p2) project
[Krolnik '98]
- **85%** of bugs found using over 4000 assertions on an **HP** server chipset project
[Foster and Coelho HDLCon 2001]
- Thousands of assertions in Intel Pentium project
[Bentley 2001]
- **10,000** OVL assertion in Cisco project
[Sean Smith 2002]

60 HE, UT Austin, May 2020



© Mentor Graphics Corporation

Mentor[®]

DAC 2008 Sun paper with lots of metrics

Assertion-Based Verification of a 32 thread SPARC™ CMT Processor
[Turumella, Sharma, DAC 2008]

Category	Unique	Instantiated
Low-Level	3912	132773
Interface	5004	44756
High-Level	1930	18618



61 HF, UT Austin, May 2020


© Mentor Graphics Corporation

Mentor

Significant reduction in debugging time

Assertion-Based Verification of a 32 thread SPARC™ CMT Processor
[Turumella, Sharma, DAC 2008]

Category	Unique	Instantiated
Low-Level	3912	132773
Interface	5004	44756
High-Level	1930	18618



Where Verification Engineers Spend Their Time



62 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

SUMMARY

Assertion-Based Verification

- The process of creating assertions forces the engineer to think. . . and in this incredible world of automation, there is no substitute for thinking.




64 HF, UT Austin, May 2020

© Mentor Graphics Corporation

Mentor

For Additional Info on Industry Trends

- Latest Wilson Research Group Functional Verification Study
 - Verification Horizon Blog
 - <http://go.mentor.com/558dr>



65 HF, LT Austin, May 2020

© Mentor Graphics Corporation

Mentor

Mentor[®]
A Siemens Business

www.mentor.com