

Introduction to SystemVerilog Assertions (SVA)

Harry D. Foster Chief Scientist Verification IC Verification Solutions Division

February 2020

Mentor ASigners Red

Lecture Overview In this lecture, you will. . . Learn the structure of the SVA language Learn how to construct sequence Learn how to construct properties Apply SVA on real examples Exercises Summary

LINEAR FORMALISM

Brief Review of LTL and Introduction of Regular Expressions

SystemVerilog Assertions

- SVA is based on linear temporal logic (LTL) built over sublanguages of regular expressions.
- Most engineers will find SVA sufficient to express most common assertions required for hardware design.

© Mentor





















HF, UT Austin, Feb 2019

3







© Mentor Graphics Corporation

Mentor

Linear Formalisms

- LTL and regular expressions are *linear formalisms*
 - Linear formalisms can be used to express mainly properties that are intended to hold on all computations (i.e., executions of a design model).
 - Most properties required for the specification of digital designs can be expressed using linear formalism
- What cannot express in linear formalisms:
 - "There exists a computation in which eventually *p* holds forever" – LTL implicitly quantifies universally over paths

© Mentor



























SEQUENCES

SVA Language Structure

Sequences

- So far we have examined LTL-based assertions
- We now we introduce SVA sequences
 Multiple Boolean expressions are evaluated in a linear order of increasing time





7

















9



















11 HF, UT Austin, Feb 2019



























14 HF, UT Austin, Feb 2019















Property Name	Description	
Bus legal treansitions	(70
p_state_reset_inactive	Initial state after reset is INACTIVE	BNACTINE ##[0] == 0 ## == 0
p_valid_inactive_transition	INACTIVE is followed by INACTIVE or START	
p_valid_start_transition	START is followed by ACTIVE as transfer	START
p_valid_active_transition	ACTIVE is followed by INACTIVE or START	
p_no_error_state	Bus state must be valid: !(se==0 & en==1)	ACTIVE an(0) == 1
Bus stable signals		
p_sel_stable	Slave select signals remain stable from START to AC	TIVE
p_addr_stable	Address remains stable from START to ACTIVE	
p_write_stable	Control remains stable from START to ACTIVE	
p_wdata_stable	Data remains stable from START to ACTIVE	





















Ex.1: Simple Shift Buffer Example

• After reset, the input *d_in* should never be unknown.

C Mentor Grag

Menlor

Ex.1: Signal is Valid After Reset

• After reset, the input *d_in* should never be unknown.

© Mentor Graphics Corporation





Ex.3: Simple Handshaking Protocol

- Whenever *start* is high, then *start* must be low in the next cycle and remain low until after the next strictly subsequent cycle in which *complete* is high.
- complete may not be high unless start was high in a preceding cycle and complete was not high in any of the intervening cycles.

```
Ex.3: Simple Handshaking Protocol
• Whenever start is high, then start must be low in the next
  cycle and remain low until after the next strictly subsequent
  cycle in which complete is high.
• complete may not be high unless start was high in a
   preceding cycle and complete was not high in any of the
   intervening cycles.
a_no_start: assert property (@(posedge clk) disable iff (reset)
   start |=> !start throughout complete[->1]
);
a_no_complete: assert property (@(posedge clk) disable iff (reset)
   complete |=> !complete throughout start[->1]
);
                                         © Mentor
                                                             Menlor
```

C. Master Crashier

Mentor













Lecture Recap

In this lecture, I discussed. . .

- Discussed the structure of the SVA language
- Discussed how to construct sequence
- Discussed how to construct properties
- Demonstrate SVA on real examples
- Discussed Checkers and Bind
- Exercises
- Summary



coration Mentor

© Mentor





