

Jacob Abraham

Department of Electrical and Computer Engineering The University of Texas at Austin

> VLSI Design Fall 2020


September 3, 2020

re 3. Implementing Logic in CMOS


Jacob Abraham, September 3, 2020 1 / 37

Static CMOS Circuits

ECE Department, University of Texas at Austin




Department of Electrical and Computer Engineering, The University of Texas at Austin J. A. Abraham, September 3, 2020




Constructing Complex Gates

Example: $F = \overline{(A \cdot B) + (C \cdot D)}$

- $\textbf{O} \quad \text{Take uninverted function } F = (A \cdot B) + (C \cdot D) \text{ and derive } \\ \text{N-network} \\ \end{cases}$
- **2** Identify AND, OR components: F is OR of AB, CD
- O Make connections of transistors





Jacob Abraham, September 3, 2020 5 / 37

ECE Department, University of Texas at Austin

Example of Compound Gate

$$F = \overline{(A + B + C) \cdot D)}$$

Note:


N- and P- graphs are duals of each other


In this case, the function is the complement of the switching function between F and GND


Question: Does it make any difference to the function if the transistor with input D is connected between the parallel A, B, C, transistors and GND?


What about the electrical behavior?

ECE Department, University of Texas at Austin










Pseudo nMOS Logic

ECE Department, University of Texas at Aus

Based on the old NMOS technology where a "depletion" transistor was used as a pullup resistor


What happens when there is no path from Z to ground (i.e., Z = 1)?

What happens when there is a path from Z to ground (i.e., Z = 0)?




Duality is Not Necessary for a CMOS Structure

Functions realized by N and P networks must be **complementary**, and one of them must conduct for every input combination




Example of Another Complex CMOS Gate

This circuit does not have a pMOS network – just one transistor for each function; it will work only if F and G are complements of each other. Why?




Example of Another Complex CMOS Gate

This circuit does not have a pMOS network – just one transistor for each function; it will work only if F and G are complements of each other. Why?




Example of Another Complex CMOS Gate, Cont'd



ECE Department. University of Texas at Austir


ECE Department, University of Texas at Austin

Can also follow every path from F and G to GND and identify values of x, y, and z which will enable the path to be enabled.




$$G = x \cdot y \cdot z + x \cdot y \cdot z + x \cdot y$$
$$= \overline{x} \cdot \overline{y} + \overline{x} \cdot \overline{z} + \overline{y} \cdot \overline{z}$$

Can you describe the functions in simple terms? (Hint: look at the number of input variables which are true (or false) when the output is 1.)



Example of Another Complex CMOS Gate, Cont'd

Example of Another Complex CMOS Gate, Cont'd



Can also follow every path from F and G to GND and identify values of x, y, and z which will enable the path to be enabled.

$$F = \overline{x} \cdot \overline{y} + x \cdot \overline{y} \cdot \overline{z} + \overline{x} \cdot y \cdot \overline{z}$$

$$F = (x + y) \cdot (\overline{x} + y + z) \cdot (x + \overline{y} + z)$$

$$= (y + x \cdot z) \cdot (x + \overline{y} + z)$$

$$= x \cdot y + y \cdot z + x \cdot z$$

$$G = \overline{x} \cdot y \cdot \overline{z} + x \cdot \overline{y} \cdot \overline{z} + \overline{x} \cdot \overline{y}$$

12 / 37 ber 3, 2020

Jacob Abraham, September 3, 2020 13 / 37

 $= \overline{x} \cdot \overline{y} + \overline{x} \cdot \overline{z} + \overline{y} \cdot \overline{z}$

Can you describe the functions in simple terms? (Hint: look at the number of input variables which are true (or false) when the output is 1.)

Signal Strength

ECE Department, University of Texas at Austin

ECE Department, University of Texas at Austin

Voltages represent digital logic values

- Strength of signal:
 - How close it approximates ideal voltage
- V_{DD} and GND rails are strongest 1 and 0
- nMOS transistors pass a strong 0
 But degraded or weak 1
- pMOS transistors pass a strong 1
 - But degraded or weak 0

Therefore, nMOS transistors are best for the "pull-down" network





Transistors can be used as switches; however, they could produce degraded outputs

g s ⊥_d	g = 0 s ⊸∽‴ ⊶ d g = 1	Input _{g = 1} Output 0- ⊶ ⊷ strong 0
	g = 1 s – ⊶ ⊷ – d g = 0	g = 1 $1 \rightarrow \rightarrow$
g s,⊄d	g = 0 s_ <u>⊶</u> ⊸_d g = 1 s_⊸∕* _o _d	Input $g = 0$ Output $0 \rightarrow \rightarrow -$ degraded 0 g = 0 $- \rightarrow \rightarrow -$ strong 1
	s d	-⊶⊷- strong 1

Transmission gates pass both 0 and 1 well


ECE Department, University of Texas at Austin





Department of Electrical and Computer Engineering, The University of Texas at Austin J. A. Abraham, September 3, 2020

m, September 3, 2020 14 / 37



Tristates


Tristate Buffer produces Z (high impedance) when not enabled

EN	A	Y
0	0	Z
0	1	Ζ
1	0	0
1	1	1

ECE Department, University of Texas at Austin


Non-Restoring Tristate


- Transmission gate acts as a tristate buffer
- Only two transistors, but nonrestoring
- Noise on A is passed to Y




Jacob Abraham, September 3, 2020 17 / 37


Lecture 3. Implementing Logic in CMOS






4:1 Multiplexer











Another common storage element

- When CLK rises, D is copied to Q
- At all other times, Q holds its value
- positive edge-triggered flip-flop or master-slave flip-flop
- Built from "master" and "slave" D latches




D Flip-Flop Operation

ECE Department, University of Texas at A



Department of Electrical and Computer Engineering, The University of Texas at Austin J. A. Abraham, September 3, 2020


m, September 3, 2020 24 / 37





Non-Overlapping Clocks

A simple way to prevent races

- This works as long as non-overlap exceeds clock skew
- Used in safe (conservative) designs
- Industry does not generally use this approach managing skew more carefully instead








Jacob Abraham, September 3, 2020 29 / 37


Examples of Standard Cell Layout





Example of Area Estimation


Estimate area by counting wiring tracks Multiply by 8 to express in λ

Estimating area of O3AI Sketch a stick diagram and estimate area









Example Circuit 3

Find the functions X and Y implemented by the following circuit

