A 18.5-fJ/step VCO-Based 0-1 MASH ΔΣ ADC with Digital Background Calibration

Arindam Sanyal and Nan Sun
The University of Texas at Austin, TX, USA; arindam3110@utexas.edu, nansun@mail.utexas.edu

Abstract

A scaling-friendly and energy-efficient 0-1 MASH ΔΣ ADC is proposed in this work. An 8b SAR is used as the 1st stage for coarse quantization. A ring VCO is used as the 2nd stage for fine quantization. The proposed ADC uses digital background calibration to track VCO gain variation across PVT. A 40nm CMOS prototype achieves a Walden FoM of 18.5 fJ/conv-step while operating from 1.1V supply.

Introduction

With technology scaling, traditional voltage-domain ADCs face severe challenges due to reduction in transistor intrinsic gain and supply voltage. This has brought to the fore time-domain (TD) quantizers which can leverage technology scaling to build high performance ADCs. Ring VCO is widely used as a TD ADC due to its highly digital nature and simplicity of design [1]-[6]. It also provides an intrinsic 1st-order noise shaping. However, the VCO's frequency tuning gain is nonlinear and highly sensitive to PVT variations, which significantly undermines the ADC accuracy and robustness. In addition, FoMs of existing VCO-based ADCs are around 100-fJ/step [1]-[6], which presents a scope for improvement.

This work presents a scaling-friendly and energy-efficient 0-1 MASH ΔΣ ADC. It combines a coarse SAR with a fine VCO. The VCO is effective at quantizing small voltages in TD. Since the VCO only sees a small SAR residue, the VCO nonlinearity is greatly suppressed and does not need any correction. The PVT variation of the VCO tuning gain can still cause SAR quantization noise leakage, degrading SNDR. To address this issue, a simple, low-power, and fast-convergence digital background calibration technique is developed. It enables the precise tracking of the VCO gain and high ADC linearity. A prototype in 40nm CMOS achieves 74.3 dB SNDR with a BW of 2MHz while consuming only 350μW.

Proposed SAR-VCO 0-1 MASH ΔΣ ADC

Fig. 1 shows the architecture of the proposed ADC. During Φ1, the input is sampled across the bottom-plates of the DAC array. During Φ2, the sampled input is quantized by the SAR. The residue is fed to a pseudo-differential dual-VCO at Φ3. The VCO performs phase domain integration, and the output is differentiated digitally before being combined with the SAR output to generate the ADC output. To reduce power consumption of the SAR, the bi-directional single-sided switching scheme of [7] has been adopted. The SAR DAC has no redundancy as the VCO can absorb SAR decision errors as long as they are not too large to result in VCO phase overflow. This relaxes the precision requirement of the SAR comparator and saves power. The SAR in turn reduces the VCO swing and obviates the need for any VCO nonlinearity calibration.

Fig. 2 shows the circuit diagram of the 2nd stage VCO. Each VCO consists of a 7-stage pseudo-differential ring inverter chain. Although the VCOs quantize the SAR residue $V_{\text{in}}$ only during Φ3, they are not stopped when Φ3 goes low. This is to prevent charge leakage which can corrupt the phase information held by the VCOs. Instead, the VCOs are biased with $I_n$ and run at a fixed frequency during Φ3, which is kept low to save power and reduce phase noise. The digital logic for the 2nd stage runs at the ADC sampling frequency. There is no phase-overflow counter running at high VCO frequency, which significantly lowers the power consumption of the 2nd stage compared to [6].

Fig. 3 shows the ADC model, where $G$ represents the SAR residue voltage attenuation due to parasitic capacitors, $K_{\text{VCO}}$ is the VCO tuning gain, $G_d$ is the digital gain, and $R_n$ is a dither. The ADC output can be derived as:

$$d_{\text{out}} = V_{\text{in}} + (q_1 - R_n) \left( 1 - \frac{G_{\text{VCO}}}{G_d} \right) + q_2 \left( 1 - z^{-1} \right)$$

Both $R_n$ and SAR conversion error $q_1$ can be cancelled if $G_d$ matches the analog inter-stage gain $G_{\text{VCO}}$. The cancellation of SAR error allows the use of a low power comparator. The final quantization noise at the ADC output $d_{\text{out}}$ comes solely from the VCO ($q_2$) and is first-order shaped.

The VCO gain $K_{\text{VCO}}$ is sensitive to PVT variations and can cause mismatch between $G_d$ and $K_{\text{VCO}}$, leading to noise leakage. To solve this issue, an efficient and fast background calibration technique is developed to precisely track the inter-stage gain $G_{\text{VCO}}$. An on-chip pseudo-random number generator (PRNG) injects a dither $R_n$ into the SAR DAC. $G_{\text{VCO}}$ is extracted from the difference between the $d_1$ averages for $R_n=1$ and $R_n=0$ [8]. The hardware cost of this background calibration scheme is low. It requires only an extra LSB capacitor in the DAC, two digital averagers, a MUX, and a subtractor (see Fig. 1). Its convergence speed is very fast. This is because the unknown ADC input $V_{\text{in}}$, which is the primary source of perturbation in the background calibration loop, is substantially attenuated by the 1st-stage 8-b SAR [9]. The part in $d_1$ that is uncorrelated with $R_n$ is very small.

Measurement Results

The proposed ADC is implemented in 40nm CMOS. Fig. 4 shows the measured spectrum with a 2.2V differential input at 500kHz and the sampling frequency of 36MHz. Calibration improves the SNDR from 64.5 dB to 74.3 dB at the OSR of 9. The ADC consumes 350μW. Fig. 5 shows the SNDR and SNR sweep versus input amplitude. The ADC has a dynamic range of 75.7 dB. The measured histogram of $d_1$ is shown in Fig. 6. The shift in $d_1$ distributions from $R_n=1$ to $R_n=0$ can be clearly seen, and the difference of the two averages gives the inter-stage gain $G_{\text{VCO}}$ of 1.3. Fig. 7 shows that the proposed background calibration has a very fast convergence speed and requires only 10^2 samples (or 25μs) to converge. Fig. 8 shows the die photo. Table I compares the proposed hybrid SAR-VCO ADC with state-of-the-art VCO-based ADCs. It can be seen that this work has a FoM of 18.5 fJ/conv-step which represents a significant improvement over the prior art.

References

Fig. 1. Circuit diagram of the proposed ADC.

Fig. 2. Circuit diagram showing the 2nd stage VCO.

Fig. 3. Block diagram of the proposed ADC.

Fig. 4. Measured ADC spectrum with and without calibration.

Fig. 5. Measured SNDR and SNR vs input amplitude.

Fig. 6. Measured $d_2$ histogram for $R_n=1$ and $R_n=0$.

Fig. 7. Measured SNDR convergence curve.

Fig. 8. Die photo

Table I. Performance summary and comparison.

<table>
<thead>
<tr>
<th></th>
<th>[2]</th>
<th>[3]</th>
<th>[4]</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Process (nm)</td>
<td>65</td>
<td>90</td>
<td>90</td>
<td>40</td>
</tr>
<tr>
<td>Power (mW)</td>
<td>11.5</td>
<td>16</td>
<td>4.1</td>
<td>0.35</td>
</tr>
<tr>
<td>Area (mm²)</td>
<td>0.07</td>
<td>0.36</td>
<td>0.16</td>
<td>0.03</td>
</tr>
<tr>
<td>$f_s$ (MHz)</td>
<td>1300</td>
<td>600</td>
<td>640</td>
<td>36</td>
</tr>
<tr>
<td>BW (MHz)</td>
<td>5.1</td>
<td>10</td>
<td>5</td>
<td>3</td>
</tr>
<tr>
<td>SNDR (dB)</td>
<td>75</td>
<td>78.3</td>
<td>74.7</td>
<td>71.4</td>
</tr>
<tr>
<td>$FOM_s$ (dB)$^2$</td>
<td>161</td>
<td>163</td>
<td>165</td>
<td>171</td>
</tr>
<tr>
<td>FOM$^2$ (fJ/step)$^2$</td>
<td>246</td>
<td>120</td>
<td>92</td>
<td>18.5</td>
</tr>
</tbody>
</table>

$^1$FOM$^2_\text{SNDR}=\SNDR+10\log_{10}(\text{BW/Power})$

$^2$FOM$^2_\text{SNMW}=\text{Power}/(2*\text{BW})/2^{\text{ENOB}}$