Efficient Microprocessor Verification Using Antecedent Conditioned Slicing


We present a technique for automatic verification of pipelined microprocessors using model checking. It Antecedent conditioned slicing} is an efficient abstraction technique for hardware designs at the Register Transfer Level (RTL). Antecedent conditioned slicing prunes the verification state space, using information from the antecedent of a given LTL property. In this work, we model instructions of a pipelined processor as LTL properties, such that the instruction opcode forms the antecedent. We use antecedent conditioned slicing to decompose the problem space of pipelined processor verification on an instruction-wise basis. We pass the resulting smaller, tractable problems through a lower level verification engine.

We thereby verify that every instruction behaves according to the specification and ensure that non-target registers are not modified by the instruction. We use the SMV model checker to verify all the instruction classes of a Verilog RTL implementation of the OR1200, an off-the-shelf pipelined processor.
Efficient Microprocessor Verification using Antecedent Conditioned Slicing

Shobha Vasudevan  
Computer Engg Research Center  
University of Texas at Austin  
shobha@cerc.utexas.edu

Vinod Viswanath  
Intel Corporation  
Austin, TX  
vind.viswanath@intel.com

Jacob A. Abraham  
Computer Engg Research Center  
University of Texas at Austin  
jaa@cerc.utexas.edu

Abstract

We present a technique for automatic verification of pipelined microprocessors using model checking. Antecedent conditioned slicing is an efficient abstraction technique for hardware designs at the Register Transfer Level (RTL). Antecedent conditioned slicing prunes the verification state space, using information from the antecedent of a given LTL property. In this work, we model instructions of a pipelined processor as LTL properties, such that the instruction opcode forms the antecedent. We use antecedent conditioned slicing to decompose the problem space of pipelined processor verification on an instruction-wise basis. We pass the resulting smaller, tractable problems through a lower level verification engine.

We thereby verify that every instruction behaves according to the specification and ensure that non-target registers are not modified by the instruction. We use the SMV model checker to verify all the instruction classes of a Verilog RTL implementation of the OR1200, an off-the-shelf pipelined processor.

1. Introduction

Formal verification of a pipelined microprocessor is a challenging and hitherto unsolved problem. Theorem proving approaches to processor verification [15], [20] have produced an outstanding body of research related to verification of complex “modern” processors. In an industrial setting, however, due to the preference for automated techniques, formal verification is limited to isolated functional units. Simulation based verification (testing) techniques are used to validate large parts of a modern industrial processor design.

Model checking [8] and other Boolean level techniques (like SAT, BDD or STE based techniques) although automatic, suffer from inherent limitations like high memory requirements and restricted applicability. As such, these techniques have not been applied to processor verification as much as deductive verification techniques. It is desirable to use abstraction techniques to reduce the complexity of the verification problem, to leverage the automatic power of these Boolean level verification techniques.

In [22], [23], an abstraction technique called antecedent conditioned slicing was introduced. Antecedent conditioned slicing is a static analysis technique that uses information from the antecedent of an LTL property [14] to prune the model checking state space. When applied to Register Transfer Level (RTL) designs described in Hardware Description Languages (HDLs), antecedent conditioned slicing shows significant performance gains.

In this paper, we apply antecedent conditioned slicing to automatically decompose the pipelined microprocessor verification problem into simpler sub-problems that can be handled by Boolean level engines. In the context of processor verification, this automatic abstraction technique provides a conduit for tapping into the efficiency of these state-of-the-art lower level engines. Our technique involves an instruction-wise decomposition. An instruction’s execution is represented by an LTL property, with the instruction opcode as the antecedent. We prune the HDL description of the processor using antecedent conditioned slicing. We pass the resulting antecedent conditioned slice through a model checker. We thus check if every instruction’s operation is as specified. We also prove certain other lemmas to ensure that there is no interference from incorrect results of other instructions. We thereby verify the correctness of the interactions among the instructions of a pipelined processor. We present our experiments on an RTL implementation of the OR1200, an off-the-shelf pipelined microprocessor. We show verification results of all instruction classes of this processor using our technique. We use the SMV [16] model checker as the lower level engine to show our results.

The principal contributions of this paper are:

- We introduce an automatic decomposition technique for microprocessor verification using antecedent conditioned slicing. The decomposition can be used for splitting the processor verification problem space into more tractable problems.
- Our algorithm provides a channel to leverage the power of automatic Boolean level engines for processor verification. Although we have used model checking as the lower level engine, our RT-level static analysis technique is intended for synergistic use with SAT, BDD and/or STE based engines.
2.2. Antecedent Conditioned Slicing

In [22], conditioned slicing was extended to HDLs and introduced as an abstraction for verification. The details of this process as well as the correctness proofs for these abstractions can be found at [23].

Conditioned slicing is used in the context of verification of hardware designs described in Verilog HDL. The aim is to reduce the design’s state space, by slicing away parts of the design (HDL statements) that are irrelevant to the property being verified.

For properties expressed as LTL formulas, the antecedent essentially specifies the set of initial states of interest. The antecedent, therefore, forms the condition in the slicing criterion. All the statements that would get executed when the antecedent is true (or the condition is satisfied) are included in the slice. The statements on the paths that cannot get executed when the antecedent is true, are removed. The reduced program still preserves its behavior with respect to the property being checked. The property preserving abstraction thus created, is called an antecedent conditioned slice.

2.3. Computing antecedent conditioned slices

We illustrate antecedent conditioned slicing with an example. The reader can skip this example without any loss in continuity. Figure 1(a), shows a typical Verilog state machine.

Let \( h1 = [G((in_{sn} == \text{add}) \Rightarrow XX(\text{res} == a + b))] \). Now, the static slice will retain all the statements that define the variable \( in_{sn} \) along with \( \text{add}, \text{res}, a \) and \( b \). However, in the antecedent conditioned slice, we prune the statements that define \( in_{sn} \), but do not appear in the antecedent, as explained in Subsection 2.2. In the antecedent conditioned slice, we include all the statements that correspond to the conditioned slice with respect to the criterion \( \langle (in_{sn} = \text{add}), \text{end}, \{in_{sn}, \text{res}, a, b\} \rangle \). Since the property extends across three cycles, we include all the statements that will be executed in the next two clock cycles when the antecedent is true. The resulting antecedent conditioned slice is shown in Figure 1(b).

3. Processor Verification using Antecedent Conditioned Slicing

In pipelined processor verification, Burch and Dill’s [6] pioneering technique reasons about the entire state of the pipeline using an abstraction function. Since the abstraction (flushing) function is very complex for any reasonably sized processor, there has been subsequent work in refinement of the abstraction function, in order to create more tractable parts of it.

A processor’s microarchitecture is described in terms of its instruction set. It is therefore intuitive to reason about the
behavior of individual instructions while verifying the processor. In contrast to Burch and Dill, we do not reason about the entire state of the pipeline, but about individual instructions. This approach was also used by Jhala and McMillan in [13]. Since every instruction is implemented deterministically, with finite resources, this is tantamount to verifying many small finite state machines.

We achieve this instruction-wise decomposition using antecedent conditioned slicing. In order to apply antecedent conditioned slicing to processor verification, we model an individual instruction’s behavior as an LTL property whose antecedent corresponds to the opcode of instruction being verified. An instruction’s behavior is expressed as a property of the form $[G(a \Rightarrow X=nc)]^2$. For a pipelined processor, the antecedent at every time step involves the stages of the pipeline that an instruction needs to pass through to get the required output. Antecedent conditioned slicing, therefore eliminates the portion of the system behavior that is irrelevant to the instruction. Only those portions of the pipeline that are affected during the lifetime of an instruction, are retained. The resulting single instruction machine abstraction is used to verify the LTL property. Evidently, this abstraction provides a much smaller and simpler system to the model checker. We check every instruction’s behavior using the above approach. The property checks if the instruction being verified performs the specified operations with respect to its intended destination (target) registers.

However, in order to guarantee correctness of the pipeline processor, we also need to consider interaction between instructions. This is done by proving ancillary lemmas (expressed as temporal properties) that check (a) if the pipeline control signals like stalls, freeze, data forwarding, program counter, etc., function according to specification; (b) if the instruction being verified does not modify non-target registers. This is to ensure the correctness of subsequent instructions in the pipe. We prove these lemmas once for the entire processor design, using a model checker. We discuss these lemmas in detail in Subsection 4.1.

### 3.1. Algorithm for instruction verification

Let $P$ be a Verilog program describing a pipelined processor microarchitecture, with pipeline depth $n$.

We outline the algorithm for verifying an instruction $I$ of processor $P$ using our technique in Figure 2.

Let $h = [G(I \Rightarrow X=nc)]$ be an LTL formula. Let $I$, the instruction word, be the antecedent of $h$. Let $k \leq n$ be the number of cycles taken to execute $I$. $R$ represents the expected result of executing instruction $I$, in terms of target register values.

The procedure `insn.check()` computes the antecedent conditioned slice over the specified $k$ time steps. For the first time step $t = 0$, the antecedent conditioned slice consists of the set of statements that would be executed when $I$ holds. For any future time step $t$, the antecedent conditioned slice contains the set of statements that would be executed $t$ time steps later, when $I$ holds in $t = 0$. The final antecedent conditioned slice is recursively defined as the entity obtained by the union of the antecedent conditioned slices obtained over successive time steps, denoted by the symbol $\bigcup$. This simply means that all the statements that would get executed when the antecedent is true in the current time step, are retained, along with all the statements in future time steps that would be executed when the antecedent is true. The resulting antecedent conditioned slice is then statically sliced with respect to the slicing criterion $e$, $V$. This ensures that all the statements that affect the variables $V$ in the conditioned program are retained and the others are deleted. The procedure `get_static_slice()` obtains a static program slice. Details of the static slicing algorithm for HDLs can be found in [9], [24].

---

1We capture the desired behavior of the antecedent by iteratively refining it using the counterexample generated by a model checker.

2We also allow liveness properties in our property specification language. However, verification related properties are typically safety properties.

3In Verilog programs describing sequential hardware circuits, a clock is explicitly modeled in the design. Successive time steps are, therefore, according to the progression of this clock (cycles). We, therefore, use “time step” interchangeably with “cycle”.

---

Figure 1. Example Verilog code and antecedent conditioned slice for the LTL property $h_l$. (a) Verilog code with state machine

(b) Antecedent conditioned slice for $h_l$. 

always @(clk) begin
  case (insn)
    f_add: dec = d_add;
    f_sub: dec = d_sub;
    f_and: dec = d_and;
    f_or: dec = d_or;
  endcase
end

always @(clk) begin
  case (dec)
    d_add: ex = e_add;
    d_sub: ex = e_sub;
    d_and: ex = e_and;
    d_or: ex = e_or;
  endcase
end

always @(clk) begin
  case (ex)
    e_add: res = a+b;
    e_sub: res = a-b;
    e_and: res = a&b;
    e_or: res = a|b;
  endcase
end
4. Verification of the OR1200 processor

In order to prove the correctness of the pipeline, we need to prove that each instruction is correct in the presence of other instructions, both ahead of (older) and behind (younger) in the pipe. We prove this result inductively. We assume all instructions older than the current one are correct in the presence of other instructions. The base case is trivially true in the reset state when there are no older instructions. We need to prove that the current instruction is correct in the presence of instructions younger than itself in the pipeline. This proof is broken down into three parts. In the first part, we show that the current instruction is correct, i.e., it updates the correct target register(s) with the functionally correct computation. In the second part, we prove that the control logic of the pipe i.e. the flush, freeze, stall, program counter and data forwarding (bypass) logic function according to specification. In the third part, we prove that the current instruction does not modify non-target registers in the register file (or non-target memory locations in the case of STORE instructions). These three lemmas together prove the inductive step. We now detail our proof methodology, when applied to a pipelined processor microarchitecture.

We use the OpenRisc 1200, a publicly available processor for our experiments. The specification manual of the OR1200 is at [10] and the source code of its implementation in Verilog RTL can be obtained from [17]. The OR1200 is a 32-bit scalar RISC with Harvard microarchitecture, 5 stage integer pipeline, virtual memory support (MMU) and basic DSP capabilities. OR1200 is intended for embedded, portable and networking applications.

OR1200 implements 32 general-purpose 32-bit registers. Special purpose registers (SPRs) of all units are grouped under 32 groups. The load/store unit (LSU) transfers all data between the general purpose registers and the CPU’s internal bus.
4.1. Proof methodology

We outline some details of the proof for an example instruction of the OR1200 processor. The \texttt{l.addc} (add with carry) instruction is specified in the instruction manual as follows.

\begin{verbatim}

sr[cy] = carry
\end{verbatim}

The instruction word is specified as given in [10].

Correctness Criterion for a Single Instruction Our correctness criterion is that given an LTL property whose antecedent corresponds to an instruction issue, and the consequent corresponds to the specified output values, the LTL property should hold true on the processor's microarchitecture model.

Assumptions We disable the reads and writes from the debug unit to the special purpose registers (SPRS) unit. We also disable pending interrupts. We do this by ensuring that these values do not get asserted in every cycle.

Instruction Behavior We describe an LTL property for the \texttt{l.addc} instruction. We obtain the desired antecedent by counterexample guided refinement. The constraints required to write an LTL property acceptable to the model checker are written as a conjunction with the instruction word. The instruction word is first given as an antecedent.

\begin{verbatim}
if ((icpu_dat_i[31:26] == 6'b 111000) &&
    (icpu_dat_i[9:8] == 2'b00) &&
    (icpu_dat_i[3:0] == 4'b0001))
\end{verbatim}

The add opcode is specified in the higher order bits of the instruction word, and the lower bits correspond to the opcode for the ALU. When passed to the model checker, this property generates a counterexample that shows a necessity to specify that a pipeline freeze or a pipeline flush has not been issued. Similarly, we also specify that a restore from exceptions is not necessary or there is no need to force fetch a delay slot. The antecedent is refined using the following constraints:

\begin{verbatim}
if (!rst && !flushpipe && !no_more_dslot && !rfe && if_freeze)
\end{verbatim}

These two constraints capture the antecedent for the instruction fetch phase. We specify the antecedents for the next (decode) cycle, by stating the following:

\begin{verbatim}
wait(1);
if (!rst && !flushpipe && !id_freeze && !ex_freeze)
wait(1);
\end{verbatim}

The constraints, as indicated by the counterexample, need to be specified for every cycle.\footnote{This refers to the specification manual of the processor, where each instruction’s output values in target registers is given.} For instance, negating the signal \texttt{id\_freeze} disables the freezing of the decode unit in the decode cycle. When the decoded address reaches the register file, we latch the resulting operand and carry values in \(a, b, c\). At the end of the writeback stage (5 cycles), we capture the result from the register file in \texttt{wbres} and compare it with the expected result. The consequent is written as follows:

\begin{verbatim}
assert addc: ((wbres == (a + b + c)));
\end{verbatim}

Other Instruction Classes We verify all classes of instructions like Arithmetic Logic Unit (ALU) instructions, shift rotate (SHF/ROT) instructions, load store unit (LSU) instructions, branch and jump instructions, multiply and accumulate unit (MAC) instructions. The corresponding LTL properties can be found at [1]. For loads, we verify that the data is read from the correct address and loaded into the specified registers. For stores, we verify that the data specified in the source register is written to the correct target address. We do not explicitly verify the memory array itself.

Lemmas for Pipeline Correctness We now need to prove the lemmas that ensure pipeline correctness, according to the second part of our proof. We check that the program counter is incremented correctly for all instructions. We check the branch and jump instructions separately. Proving this result for the other instructions is trivial. We also prove lemmas to ensure that the pipeline flush, freeze, the LSU, instruction fetch unit, debug unit and other stalls, and the data forwarding (bypass) logic perform correctly.

The third part of the proof is given by an additional lemma over the entire processor design that ensures that no incorrect values are written to other (programmer visible) registers in the register file. We disable some exceptions by not allowing illegal instructions. We also do not allow any stalls, freezes or flushing in the pipeline while proving this lemma.

There is only one write enable signal on the entire register file. There are two 32X32 dual-ported RAMs constituting the register file, one port is a read port and the other one is a write port. The \texttt{rf\_we} signal decides when the register file is to be written. \texttt{rf\_we} is asserted when an instruction writes back to the register file.

In order to prove that an instruction does not write incorrectly to any non-target register, we need to show that an instruction writes to the register file only during its write back stage, when it writes to its target registers.

\begin{verbatim}
assert lemma1:
    ((wbr == tr) &&
     (reg_writeback_valid & rf\_we) |
     (~reg_writeback_valid & ~rf\_we)))
\end{verbatim}

\texttt{reg\_writeback\_valid} represents the instructions that write back to the register file. For the instructions that write back to the register file, the write enable signal gets asserted in the cycle when the register being written (\texttt{wbr}) is the same as the target register (\texttt{tr}) in the instruction word.
also prove lemmas to ensure that the pipeline flush, freeze and stalls are performed correctly.

We have implemented our antecedent conditioned slicing algorithm in C++. We used our slicer to generate antecedent conditioned slices for each instruction. The slicing times taken by the slicer are in the order of 300 seconds.

The antecedent conditioned slices for every instruction were then given to the model checker. We have used our methodology to verify all the instruction classes of the OR1200. All experiments were run on a 3 GHz Intel Pentium 4 processor with 1GB RAM. We used the SMV model checker [16] with the abstraction refinement (abref3) option. This option utilizes SAT solvers and BDDs in combination to do the verification. The results of our experiments are shown in Table 1. On the original processor design, SMV, with the same options ran out of memory and did not finish the verification of the properties. We do not present these results, since all properties uniformly did not complete the verification process, even beyond 60 hours.

5. Related Work

There has been a significant amount of research in the field of pipeline processor verification as described in [3]. Most of these are variations of the Burch and Dill method [6].

Theorem proving techniques for processor verification have been widely researched. Sawada and Hunt [20] refined the Burch and Dill correctness criterion to verify a complex microprocessor with exceptions, stalls, interrupts etc using the ACL2 theorem prover. Velev and Bryant [25], [26] enhance the Burch and Dill method by efficiently using uninterpreted functions, equality etc. Hosabettu et al [11] use completion functions to represent the status of an instruction.

All these techniques try to verify complex processors with superscalar attributes. In order to demonstrate a correspondence between the implementation and the reference model, these techniques require complicated invariants whose construction requires expertise. In this work, we focus on completely automating the pipelined processor verification problem. We therefore show our results on a simple single instruction issue, multi-stage pipelined processor, that does not have interrupts, exceptions or other sophisticated features of a superscalar processor. In a sense, our work is orthogonal to the theorem proving efforts, as our drift is more toward automation, and less toward complex processor designs.

In recent times, Symbolic Trajectory Evaluation (STE) [5] techniques have been applied with considerable success to verify components of the Pentium 4 processor [4], [19], [21]. The STE and GSTE [12] techniques have been used to verify the floating point execution units in Intel’s Pentium 4 processors. Although these techniques can also handle temporal properties of the forms we use in our technique, they are limited by the inherent pitfalls of their scalability. Our decomposition strategy may enhance the applicability and scope of STE by providing it more feasible problems.

Patankar et al [18] use an instruction based decomposition technique similar to ours in combination with STE engines. However, this approach might not scale, since it involves creating detailed trajectory maps for all possible sequences of instruction flow in the Boolean domain.

Jhala and McMillan [13] used a compositional model checking approach for verifying pipelined processors. Their work, like ours, is oriented toward processor verification on an instruction by instruction basis. However, their technique requires significant manual intervention to decompose the proof using symmetry, temporal case splitting and abstract interpretation. Our antecedent conditioned slices are computed using a generic algorithm, making the decomposition process automatic.

An important difference between previous processor verification techniques and ours, is that we do not build our own processor models for the purposes of verification, but use a publicly available processor implemented in Verilog RTL.

6. Discussion and Conclusions

Processor verification is an excellent application for our abstraction technique. The antecedent, which is the instruction word in a single instruction machine, does not change through the duration of the property. Also, since the antecedent is an input, the computation required to determine the truth of the antecedent at every step is relatively less complex. This would explain the major performance benefits of using the technique for this application.

In its current form, our technique is most effective for single instruction issue, multi-stage pipeline processors, such as graphics and embedded processors. Our future work involves applying the technique to processors with more complex features, like out-of-order execution, register renaming, interrupts etc.

References


Acknowledgement: We would like to thank Dr. Jason Baumgartner from IBM, Austin, for his insightful comments on earlier versions of this paper.
<table>
<thead>
<tr>
<th>Instruction Class</th>
<th>Instructions</th>
<th>SMV Time</th>
<th>Memory Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALU</td>
<td>l.add</td>
<td>25.65s</td>
<td>23796KB</td>
</tr>
<tr>
<td>ALU</td>
<td>l.sub</td>
<td>24.70s</td>
<td>24018KB</td>
</tr>
<tr>
<td>ALU</td>
<td>l.addc</td>
<td>25.14s</td>
<td>25865KB</td>
</tr>
<tr>
<td>ALU</td>
<td>l.addi</td>
<td>21.60s</td>
<td>19658KB</td>
</tr>
<tr>
<td>ALU</td>
<td>l.addic</td>
<td>17.84s</td>
<td>16554KB</td>
</tr>
<tr>
<td>ALU</td>
<td>l.or</td>
<td>24.41s</td>
<td>24831KB</td>
</tr>
<tr>
<td>ALU</td>
<td>l.and</td>
<td>23.28s</td>
<td>21727KB</td>
</tr>
<tr>
<td>BRANCH</td>
<td>l.be</td>
<td>132.63s</td>
<td>44281KB</td>
</tr>
<tr>
<td>BRANCH</td>
<td>l.bf</td>
<td>139.47s</td>
<td>46350KB</td>
</tr>
<tr>
<td>BRANCH</td>
<td>l.j</td>
<td>57.36s</td>
<td>31969KB</td>
</tr>
<tr>
<td>BRANCH</td>
<td>l.jr</td>
<td>59.64s</td>
<td>35177KB</td>
</tr>
<tr>
<td>BRANCH</td>
<td>l.jal</td>
<td>54.98s</td>
<td>31073KB</td>
</tr>
<tr>
<td>BRANCH</td>
<td>l.jar</td>
<td>54.09s</td>
<td>30094KB</td>
</tr>
<tr>
<td>BRANCH</td>
<td>l.cmov</td>
<td>159.64s</td>
<td>49831KB</td>
</tr>
<tr>
<td>MAC</td>
<td>l.mul</td>
<td>25.28s</td>
<td>22801KB</td>
</tr>
<tr>
<td>MAC</td>
<td>l.mulu</td>
<td>26.63s</td>
<td>30004KB</td>
</tr>
</tbody>
</table>

Table 1. Times taken in seconds by SMV for verifying antecedent conditioned slices for all classes of instructions of OR1200 (all instructions not shown). Memory usage shown is total memory used for the entire verification operation (including both SAT and BDD phases).


[17] [OPENCORES](http://www.opencores.org).


