

# Robust Clock Tree Synthesis with Timing Yield Optimization for 3D-ICs

Jae-Seok Yang, Jiwoo Pak, Xin Zhao\*, Sung Kyu Lim\*, and David Z. Pan  
Dept. of ECE, The University of Texas at Austin, TX USA

\*School of ECE, Georgia Institute of Technology, Atlanta, Georgia, USA  
{jsyang, jiwoo}@cerc.utexas.edu, {xinzhao, limsk}@ece.gatech.edu, dpan@ece.utexas.edu

## ABSTRACT

3D integration has new manufacturing and design challenges such as timing corner mismatch between tiers and device variation due to Through Silicon Via (TSV) induced stress. Timing corner mismatch between tiers is caused because each tier is manufactured in independent process. Therefore, inter-die variation should be considered to analyze and optimize for paths spreading over several tiers. TSV induced stress is another challenge in 3D Clock Tree Synthesis (CTS). Mobility variation of a clock buffer due to stress from TSV can cause unexpected skew which degrades overall chip performance. In this paper, we propose clock tree design methodology with the following objectives: (a) to minimize clock period variation by assigning optimal z-location of clock buffers with an Integer Linear Program (ILP) formulation, (b) to prevent unwanted skew induced by the stress. In the results, we show that our clock buffer tier assignment reduces clock period variation up to 34.2%, and the most of stress-induced skew can be removed by our stress-aware CTS. Overall, we show that performance gain can be up to 5.7% with our robust 3D CTS.

## 1. INTRODUCTION

TSV has been gained main focus for future SoC integration. Therefore, we need design methodologies for TSV-based 3D-ICs, especially in the clock network design. There have been several works on CTS in 3D-ICs. BURITO [1] addresses buffered clock tree in two stacked dies, and the work in [2] clarifies the whole flow for the 3D CTS in N-stacked dies without buffer insertion. The paper in [3] proposed pre-bond testable CTS methods. However, the previous works have not considered new design challenges for 3D-IC such as inter-die variation and TSV induced stress.

Process variation can be decomposed into three components [4]: wafer-to-wafer (inter-die) variation, intra-die variation and random variation. The main challenge of 3D design comes from integration of tiers in different timing corners, which means that cells along a path can have totally different characteristics on variation. In addition, cells in different tiers lose their spatial correlation. In other words, cells placed only in the same tier are spatially correlated in process variation. The paper in [5] proposed how to select tiers for 3D integration based on the pre-bond measurement data in order to maximize parametric yield. In this paper, we propose more aggressive clock network design to take advantage of timing corner mismatch. After all the cells and signal TSVs are placed, we can adjust clock buffer z-location to minimize sum of covariance for better timing yield. We propose an ILP formulation to determine clock buffer z-location for optimization of near critical paths.

Another design for manufacturing (DFM) challenge of 3D-ICs comes from difference of Coefficients of Thermal Expansion (CTE) [6–8]. Because CTE of copper is larger than the value of silicon, tensile stress appears on silicon near TSVs after cooling down to room temperature. The stress can

change clock buffer driving capability due to mobility variation. Since PMOS is more sensitive to silicon stress [6], rising delay has more impact on the stress, which means that clocking scheme using positive edge triggered flip flop is more susceptible to TSV induced stress. In this paper, we propose buffer delay model for the stress and stress aware clock network design.

Initially, we generate an abstract tree. Since the abstract tree does not provide where clock buffers are inserted, we cannot determine z-location of clock buffer before clock buffer insertions are determined. To break this problem, we use a bottom-up tree construction approach from sink to source, iteratively. At leaf nodes, we identify if buffer insertion is required, then, determine z-location with our ILP formulation which works for minimizing clock period variation. We fix z-location of buffers determined already at the previous steps. In the next level, we find buffer insertion points and determine z-location of buffers for nodes. Iteratively, z-locations of clock buffers are determined to optimize timing yield until it reaches to a clock source. Meanwhile, buffer delay with the stress is calculated and considered.

The contributions of this paper include the followings:

- To our best knowledge, this is the first work to show that clock buffer tier assignment can play a role to reduce clock period variation.
- With our clock buffer assignment, we show that standard deviation of clock period can be reduced up to 34.2%. Thus, we can increase chip operating frequency for the same timing yield, or we can increase timing yield for the same operating frequency.
- This is also the first work to show that TSV can cause unwanted stress and propose buffer delay variation model to consider the stress during CTS.

The rest of the paper is organized as follows. We will show related work and motivation in section 2. We will propose our robust clock tree construction in section 3. Experimental results will be shown in section 4, and we will conclude in section 5.

## 2. RELATED WORK AND MOTIVATION

Clock period ( $CP$ ) under process variation is determined by the following equation 1 at  $3\sigma$ -level.

$$CP = \mu_{cp} + 3\sigma_{cp} \quad (1)$$

Here, mean of clock period is determined by equation 2.  $T_{CtQ}$  and  $T_{setup}$  are clock to q propagation delay and setup time for a flip-flop, respectively. Combinational logic delay is denoted by  $T_{logic}$ .  $T_{skew}$  is clock skew for a clock network.

$$\mu_{cp} = T_{CtQ} + T_{logic} + T_{setup} + T_{skew} \quad (2)$$

There are two ways to improve chip performance, thereby, enhance timing yield during CTS. First, we can try to minimize  $\sigma_{cp}$ . In this paper, we show that  $\sigma_{cp}$  reduction can be achieved during CTS for 3D-ICs. The second method is to minimize  $\mu_{cp}$ . We can achieve the goal by  $T_{skew}$  reduction in 3D CTS by considering TSV induced stress.

## 2.1 Clock buffer tier assignment




Figure 1: Clock path  $p$  with clock buffers.

Fig. 1 shows a clock path spreading along two dies. We define clock buffers connected to F/Fs for path inputs as type-A buffers. In a similar way, clock buffers connected to F/Fs for path outputs are defined as type-B buffers. In Fig. 1, buffer  $A$  is type-A, and buffer  $B$  is type-B. Let  $F1$  and  $B$  be placed in  $die0$  and  $L1$  and  $F2$  be placed in  $die1$ . If  $z$ -location of clock buffer  $A$  is flexible, we can assign clock buffer  $A$  to  $die0$  to avoid TSV insertion between  $A$  and  $F1$ . However, we have to consider covariance between  $A$  and other cells during  $z$ -location determination for the buffer.

For the path  $p$  in Fig. 1,  $\mu_{cp}$  is determined by equation 3 if propagation delay from clock source to buffer  $A$  is the same with delay from clock source to buffer  $B$ . Here,  $E(F1)$  stands for mean delay of  $F1$  clock to  $q$ , and  $E(F2)$  is mean value of  $F2$  setup time. Mean value of each cell delay is denoted by  $E(cell)$ .

$$\mu(p)_{cp} = E(A) + E(F1) + E(L1) + E(F2) - E(B) \quad (3)$$

Variance of  $CP$  for the path  $p$  is determined by equation 4. Variance of each cell delay is denoted by  $Var(cell)$ .  $\sigma(p)_{cp}^2$  is the sum of variance of each gate and covariance between two cells. Since two cells in different dies lose their correlation, their covariance terms become zero. After cell placement, we can still determine clock buffer  $z$ -location in order to minimize sum of covariance, which reduces  $\sigma_{cp}$  and enhances operating frequency and timing yield in 3D-ICs.

$$\begin{aligned} \sigma(p)_{cp}^2 &= Var(\mu_{cp}) \\ &= Var(A) + Var(F1) + Var(L1) + Var(F2) + Var(B) \\ &\quad + 2\{Cov(A, F1) + Cov(A, L1) + Cov(A, F2) - Cov(A, B) \\ &\quad + Cov(F1, L1) + Cov(F1, F2) - Cov(F1, B) \\ &\quad + Cov(L1, F2) - Cov(L1, B) - Cov(F2, B)\} \end{aligned} \quad (4)$$

In our example, let each cell have the same variance and covariance which are denoted by  $VAR$  and  $COV$ , respectively. If buffer  $A$  is placed on  $die1$ ,  $Cov(A, F1)$ ,  $Cov(A, B)$ ,  $Cov(F1, L1)$ ,  $Cov(F1, F2)$ ,  $Cov(L1, B)$  and  $Cov(F2, B)$  become zero because they lose their correlation. Similarly, we can obtain sum of covariance when buffer  $A$  is assigned to  $die0$  in equation 5. We can minimize clock period variation by putting buffer  $A$  into  $die0$ .

$$\begin{aligned} \text{If buffer } A \text{ is on } die0, \quad \sigma_{cp}^2 &= 5VAR \\ \text{If buffer } A \text{ is on } die1, \quad \sigma_{cp}^2 &= 5VAR + 4COV \end{aligned} \quad (5)$$

## 2.2 Clock buffer variation due to TSV




Figure 2: Thermal stress around TSV.

Strained silicon has been used to enhance  $I_{on}$  of a transistor [9]. However, in 3D-IC manufacturing, unwanted stress is caused by CTE mismatch between copper TSV and silicon as shown in Fig. 2. Investigations [10] show that at  $200^\circ C$  an anneal time of 30-60 minutes is required to achieve reasonable copper properties. Since CTE of copper is larger than that of silicon, after annealing, copper has less volume compared with silicon. Several papers have been published to simulate TSV induced stress [7, 8] using finite element analysis (FEA) simulation. They show that TSV can cause tensile stress of more than 200MPa. Systematic clock buffer variation due to TSV stress should be considered for clock tree construction in 3D-ICs.

## 3. ROBUST CLOCK TREE DESIGN





Figure 3: Overall proposed 3D CTS flow.

In Fig. 3, we propose 3D CTS to deal with new challenges presented in section 2. The first step is to generate an initial abstract tree having minimum wire-length with 3D-MMM algorithm [1]. 3D-MMM algorithm constructs a 3D abstract tree with decision of  $z$ -location of merging points in a recursive top-down manner. We assign the clock TSVs under a given TSV upper bound, and determine the hierarchical connection among the clock sinks, internal nodes and clock TSVs. The abstract tree has only merging point and child node information. In other words, after abstract tree generation, we do not know where clock buffers are inserted. Therefore, we cannot decide  $z$ -location of a clock buffer. However, to determine buffer insertion, we need to know TSV insertion point and buffer  $z$ -location to calculate downstream capacitance. To break the problem, we propose a level by level buffered clock tree construction approach from sink to source as illustrated in Fig. 4.

First, as shown in Fig.5(a), we identify buffer insertion points if the downstream capacitance is bigger than allowed maximum capacitance. Then, in Fig. 4(b), we determine  $z$ -location of buffers in order to minimize covariance terms with an ILP formulation in section 3.1. After buffer  $z$ -location determination, we need to adjust the  $z$ -location of merging point of the up-stream tree in order to minimize TSV insertion in Fig. 4(c). On the next level of the abstract tree, the same procedures are executed in Fig. 4(d). Once  $z$ -location is determined for a clock buffer, we determine  $x$  and  $y$  location of buffers. After that, buffer variation due to TSV stress is calculated and wire-length is calculated to get rid of skew in section 3.2.

### 3.1 $\sigma_{CP}$ minimization for critical paths



**Figure 4: Buffer tier assignment procedure in a bottom-up manner. Note that MP1's location is changed at step(c) to minimize #TSVs.**

From the observation in section 2.1, our goal is to minimize sum of covariance by assigning clock buffer z-location optimally.

$$\text{Minimize } \left\{ \sum_{i=1}^{M-1} \sum_{j=i+1}^M \alpha_{i,j} * Cov_{i,j} \right\} \quad (6)$$

Our problem is defined in formulation 6. Every pair of two cells in a clock path has a covariance value denoted by  $\alpha_{i,j}$ .  $M$  is the number of instances including clock buffers, flip-flops and logic gates in a clock path.

$$\begin{aligned} Cov_{i,j} &= D_{i,0}D_{j,0} + D_{i,1}D_{j,1} + \dots + D_{i,N-1}D_{j,N-1} \\ \text{where, } D &\in \{0,1\} \\ D_{i,0} + D_{i,1} + \dots + D_{i,N-1} &= 1 \\ D_{j,0} + D_{j,1} + \dots + D_{j,N-1} &= 1 \end{aligned} \quad (7)$$

$Cov_{i,j}$  shows their relations for covariance in the boolean equation 7. If z-location of cell  $i$  is the same with that of cell  $j$ ,  $Cov_{i,j}$  becomes one. Otherwise,  $Cov_{i,j}$  becomes zero, which means that there is no spatial correlation between two cells.  $D_{i,n}$  is a binary variable used to indicate z-location of cell  $i$ . For example, if  $D_{i,0}$  is one, cell  $i$  is placed on  $die0$ .  $N$  is the number of tiers to be stacked for 3D integration.

$$\begin{aligned} \text{Minimize } & \left\{ \sum_{i=1}^{M-1} \sum_{j=i+1}^M \alpha_{i,j} \sum_{k=0}^{N-1} Y_{i,j,k} \right\} \\ \text{Subject to} & \\ & D_{i,0} + D_{i,1} + \dots + D_{i,N-1} = 1 \\ & D_{j,0} + D_{j,1} + \dots + D_{j,N-1} = 1 \\ & D_{i,k} + D_{j,k} - Y_{i,j,k} \leq 1 \\ & D_{i,k} + D_{j,k} - Y_{i,j,k} \geq 0 \\ & D_{i,k} - D_{j,k} - Y_{i,j,k} \geq -1 \\ & -D_{i,k} + D_{j,k} - Y_{i,j,k} \geq -1 \end{aligned} \quad (8)$$

By combining formulation 7 and 6, we can obtain an ILP formulation to minimize covariance in formulation 8 for the most critical path.  $Y_{i,j,k}$  are temporal binary variations introduced to convert  $AND$  operation ( $D_{i,k}D_{j,k}$ ) to ILP. If z-locations of two cells are already determined during 3D placement, we can skip the pair in formulation 8 and save runtime for solving the ILP formulation.

Clock buffers can be connected to multiple clock sinks. If a buffer z-location determined by one path differs from z-location determined from another clock path, there will be

conflicts of optimization procedure.

$$\begin{aligned} D_{i,0} + D_{i,1} + \dots + D_{i,N-1} &= 1 \quad (\text{No restriction}) \\ \Rightarrow D_{i,t-1} + D_{i,t} + D_{i,t+1} &= 1 \quad (\text{With restriction}) \end{aligned} \quad (9)$$

In addition, we need to prevent insertion of multiple TSVs between consecutive clock buffers. For example, a parent buffer can be assigned to  $die3$  when a child buffer is already fixed to  $die1$ . In that case, two TSVs are required. To avoid the hopping problem, we restrict z-location for parent buffer  $i$  from  $t-1$  to  $t+1$  when pre-determined child buffer is on  $die t$  as shown in formulation 9.


$$\begin{aligned} \text{Minimize } & Z_1 + Z_2 + \dots + Z_p + \dots + Z_L \\ \text{Subject to} & \end{aligned}$$

$$\begin{aligned} \sum_{i=1}^{M'-1} \sum_{j=i+1}^{M'} \alpha_{i,j} \sum_{k=0}^{N-1} Y_{i,j,k,p} &= Z_p \\ D_{i,t-1,p} + D_{i,t,p} + D_{i,t+1,p} &= 1 \\ D_{j,t'-1,p} + D_{j,t',p} + D_{j,t'+1,p} &= 1 \\ D_{i,k,p} + D_{j,k,p} - Y_{i,j,k,p} &\leq 1 \\ D_{i,k,p} + D_{j,k,p} - Y_{i,j,k,p} &\geq 0 \\ D_{i,k,p} - D_{j,k,p} - Y_{i,j,k,p} &\geq -1 \\ -D_{i,k,p} + D_{j,k,p} - Y_{i,j,k,p} &\geq -1 \end{aligned} \quad (10)$$

We extend the ILP formulation to optimize multiple critical paths in formulation 10.  $L$  is the number of targeting paths for our optimization problem.  $M'$  is the number of instances including clock buffer, flip-flop and logic gates in a clock path  $p$ .  $t$  and  $t'$  are child node z-locations for clock buffer  $i$  and  $j$ , respectively. The formulation aims to minimize delay variation for the selected critical paths.

$$\begin{aligned} \alpha_{i,j} &= \pm 2 (Cov(i,j) * \rho_{i,j} - \beta_{i,j}) \\ \text{If } x_{i,j} \leq X_L, \rho_{i,j} &= 1 - \frac{x_{i,j}}{X_L} * (1 - \rho_{min}) \\ \text{Else If } x_{i,j} > X_L, \rho_{i,j} &= \rho_{min} \end{aligned} \quad (11)$$

We use the spatial correlation model in [11] to consider distance factor of spatial correlation as shown in equation 11. Let covariance between two cells  $i$  and  $j$  be  $Cov(i,j)$ . We can characterize  $Cov(i,j)$  from Hspice measurement.  $\rho_{i,j}$  is the distance factor to represent that spatial correlation reduces as distance between two cells increases.  $x_{i,j}$  means geometrical distance between two cells. If  $x_{i,j}$  is smaller than  $X_L$ ,  $\rho_{i,j}$  decreases as  $x_{i,j}$  increases. When  $x_{i,j}$  reaches  $X_L$ ,  $\rho_{i,j}$  becomes  $\rho_{min}$ .



**Figure 5: Necessity of #TSV control between two consecutive clock buffers.**

The proposed formulation can insert many TSVs between clock buffers as shown in Fig. 5(a). In order to control the number of TSVs, we introduce a new parameter  $\beta_{i,j}$  in equation 11. By increasing  $\beta_{i,j}$ , we can decrease  $\alpha_{i,j}$ , thereby, raise the possibility of assigning clock buffer  $i$  and  $j$  to the same die. It can reduce the number of inserted TSVs. We can explore the optimal  $\beta_{i,j}$  value to minimize clock period variance at the specific number of TSV insertion.  $\alpha_{i,j}$  has

minus sign only if one clock buffer is type-B defined in section 2.1 because variation of type-B buffer can compensate overall clock period variation.

### 3.2 Buffer variation modeling under TSV induced stress

Our stress induced variation modeling consists of three steps: 1) compact stress modeling, 2) piezo-resistive model to calculate  $\Delta Mobility$ , 3) buffer characterization by sweeping hole and electron mobility. Since FEA simulation takes several hours even for single TSV stress simulation, we use the analytical compact model in [7] and linear superposition for multiple TSVs [6] as a practical way. Then, we convert the stress to mobility variation with piezo-resistive model. Since mobility variation due to stress depends on not only applied stress strength but also orientation between TSV and transistor channel [12], we use the modified piezo-resistive model in equation 12. Here,  $\Pi$  is the tensor of piezo-resistive coefficients for holes and electrons [13],  $O_f(\theta)$  is an orientation factor which is obtained from empirical data in [12] and  $\theta$  is the degree between center of TSV and transistor channel.

$$\Delta Mobility = -\Pi \times TSV_{stress} \times O_f(\theta) \quad (12)$$

Clock buffer delay is pre-characterized according to hole and electron mobility variation. Assuming rising edge triggered flip-flops, our concern on buffer delay variation can be narrowed to rising delay only. In table 1, we present rising delay variation to show how much clock buffer delay can be changed by mobility variation. We can extend the work to falling edge triggered cases in a similar way. From the table 1, rising delay variation mainly depends on hole mobility variation because PMOS is used to charge output capacitance during the rising transition. We use NanGate library and 45nm PTM model [14] to characterize the delay variation.




Figure 6:  $\Delta$ Delay modeling for clock buffer.

Table 1: Buffer rising delay variation according to mobility changes (nominal delay: 210ps)

$\Delta$ Electron Mobility	$\Delta$ Hole Mobility				
	-16%	-8%	0%	8%	16%
0%	12.0%	5.1%	0.0%	-4.0%	-7.6%
8%	10.8%	4.8%	-0.3%	-4.4%	-7.9%
16%	11.3%	5.3%	0.1%	-4.7%	-8.4%

To show clock buffer variation under our modeling, we present rising delay contour based on the proposed modeling with four TSVs in Fig. 6. Fig. 6(a) shows TSV induced stress contour. Radius of TSVs is 2um and Keep-Out-Zone (KOZ), denoted by gray cylindrical shape, is 1um. Stress due to the TSV is approximately 150Pa out of KOZ. Fig. 6(b), (c) shows electron mobility and hole mobility variation contours, respectively. Since hole mobility can be either enhanced or degraded based on relative orientation between a TSV and a transistor channel, we can see that hole mobility is more susceptible to the stress than electron mobility. Finally, Fig. 6(d) shows buffer delay variation contour for rising transition. As we expect, rising buffer delay is strongly depending on hole mobility variation. In the four TSVs case, we observe approximately 10% delay variation for clock buffers from -3% to +7%. Therefore, TSV stress can lead excessive skew if we do not take account of TSV induced stress effect during CTS.

### 3.3 3D buffered clock tree synthesis (CTS)

The major difference between 2D and 3D clock tree comes from TSVs. TSVs not only add much larger capacitances which cause more buffer insertion than 2D clock tree, but also give stress to the clock buffer nearby and changes the effective resistance of the buffer. Since TSV may lead to manufacturability problems as well, it is desirable to reduce the number of TSVs during 3D CTS, besides the fundamental goal of 2D clock tree, zero skew with minimum wire-length. The 3D CTS is done in bottom-up manner in this work. We assume that TSVs for logic paths are already fixed, and TSVs for clock trees can be arbitrary located unless there is an overlapping with other TSVs or cells.


**Abstract Tree Generation :** As briefly explained in section 3.1, we use 3D-MMM algorithm to get the abstract tree from given sink location under the given TSV upper bound [1]. After this step, z-location of each merging point (MP) is determined.

**For every depth in bottom-up manner, do followings:**

- a) **Identify candidates for buffer insertion**, if child node capacitance exceeds predefined capacitance.
- b) **Determine z-location of buffer**, using the ILP formulation to minimize covariance. ILP formulation uses the clock tree information which has been constructed so far, and logical path information to make the optimal z-location of newly inserted buffer. If the z-location of buffer determined by the ILP formulation is different from the z-location of child node, a TSV is inserted between child node and buffer. If buffers on two edges are assigned to the same tier and MP is not, we substitute MP tier to buffer tier in order to reduce the number of TSVs.

c) **Determine  $(x, y)$  location for clock buffers.** To get the delay variation of buffer due to TSV stress, we need to fix buffer and TSV location. For simplicity, we assume that an additional TSV due to step b), if needed, is located immediately after the child node. To determine buffer location, we calculate maximum allowed wire-length from the child node to the buffer to guarantee small enough capacitance. Fig. 7 shows wire, TSV, and buffer models to calculate downstream capacitance and downstream delay. Buffer's  $(x, y)$  location is the non-overlapping point with the (TSV + KOZ), on the line connecting two child nodes, within the maximum allowed wire-length from a child node.

d) **Get the wire-length of each edge.** Based on the downstream capacitance and downstream delay of left and right child nodes, we calculate the wire-length from a child node to merging point to meet zero skew. Since we already know the exact  $(x, y, z)$  location of child node, we also have




**Figure 7: Wire, TSV, and buffer modeling for delay calculation.**

the minimum wire-length between two child nodes based on half perimeter model. As shown in Fig. 8(a), we need to search the location of merging point on 1-dimensional coordinate, from zero(child1) to totalWL(child2), where

$$totalWL = |x_2 - x_1| + |y_2 - y_1|. \quad (13)$$

We use binary search to get the wire-length of each edge. To be more specific, as depicted in Fig. 8(a), from the current reference point, point1 =  $\gamma$  for the merging point, calculate the skew at the point2 =  $(\gamma + d_i)$  and at the point3 =  $(\gamma - d_i)$ , where  $d_i$  is the unit length to move. If skew at point2 is the minimum between three, we move the reference point to the right side, and if skew at point3 has the minimum skew, next reference point will be in the left side. The location of reference point,  $\gamma$ , can be determined using the following equation 14, where  $i$  indicates the iteration index for binary search.

$$\gamma_{i+1} = \begin{cases} \gamma_i - (0.5^{(i+2)}) \times totalWL & \text{if point3 has the minimum skew} \\ \gamma_i + (0.5^{(i+2)}) \times totalWL & \text{if point2 has the minimum skew} \end{cases} \quad (14)$$



**Figure 8: Merging point determination.**

When the skew at a certain point is smaller than the skew tolerance, calculation of wire-length from child node to merging point is finished. In this paper, we use the maximum iteration for binary search as 15, which can guarantee 3nm resolution for 100um wire-length. Elongation of the wire is needed when skew at left child node or right child is the minimum along the whole wire, and if it is larger than the skew tolerance. In such a case, we can calculate the wire-length to be elongated as explained in [15].

**e) Determine  $(x, y)$  location of merging point and TSVs.** Merging point can be placed somewhere in between two child node in x-y plane. We decide  $(x, y)$  location of merging point and TSVs based on the ratio of wire-length in left and right edge, as described in Fig. 8(b). The  $(x, y)$

**Table 2: Circuit Information**

Name	#Tier	DieSize:um <sup>2</sup>	#T.P.	#Sink	TSV density
CKT1	2	1000 <sup>2</sup>	1	2000	10%
CKT2	3	1000 <sup>2</sup>	1	2000	10%
CKT3	4	1000 <sup>2</sup>	1	2000	10%
CKT4	2	2000 <sup>2</sup>	10	2000	10%
CKT5	3	2000 <sup>2</sup>	10	2000	10%
CKT6	4	2000 <sup>2</sup>	10	2000	10%
CKT7	2	5000 <sup>2</sup>	100	2000	10%
CKT8	3	5000 <sup>2</sup>	100	2000	10%
CKT9	4	5000 <sup>2</sup>	100	2000	10%

location of merging point can be expressed as equation 15.

$$x_{MP} = \gamma \times \frac{a}{a+b}$$

$$y_{MP} = \gamma \times \frac{b}{a+b} \quad (15)$$

Similarly,  $(x, y)$  value of TSV can be determined in the same manner because they are evenly distributed along the edge. For example in Fig. 8(b), TSV for child1 is located in the middle of child1 and MP.

**f) Calculate stress-induced buffer resistance and refine the wire-length to compensate it.** With the stress map, we can adjust buffer delay at the current buffer location. Delay variation is directly interpreted as the buffer resistance variation, thus buffer resistance under the stress map can be calculated as well. Now revisit the step e) with updated buffer resistance to compensate the change of buffer resistance. Note that in this time, all the location of TSVs are fixed as the previous location to keep the same stress effect, and only wire length is adjusted, and  $(x, y)$  of merging point is changed due to the wire-length change.

From the bottom of the clock tree, by doing step a) to f) level-by-level, a buffered 3D clock tree with N dies can be constructed with minimum wire-length as well as the skew under skew tolerance of the system.

## 4. EXPERIMENTAL RESULTS

We implement the proposed CTS flow in C++, and use NanGate library and 45nm PTM model [14] to characterize variance and covariance assuming 5% inter-die and 5% intra-die variation. Gurobi [16] is used as an ILP solver.

Table 2 shows circuit information used for our experiments. We use the same clock sink number and TSV density for all benchmarks to focus on the trend by the various numbers of tiers to be stacked. # T.P. means the number of targeted paths for the optimization. For example, if we choose # T.P.=1, our algorithm tries to optimize the most critical path. TSV density is a percentage of occupied area by TSVs. TSV diameter is 4um and KOZ is 1um. We assume that TSV capacitance is 28ff and resistance is 0.053Ω.

First, we show that our work can provide a design guideline to reduce the stress effect on clock skew. Table 3 shows skew caused by TSV stress according to clock source z-location. To see stress induced skew change, we do CTS without stress consideration to be zero skew, and measure the skew with the stress model. Since a bottom tier in 3D stacking does not need TSVs on silicon substrate, a clock buffer in Tier 0 does not have an effect on the stress. If a clock source is in Tier 0 (bottom tier), clock buffers tend to be concentrated on Tier 0, which can reduce skew variation on the stress. However, we can see huge increase of the skew (62.9ps) when the clock source is placed on Tier 1. For the

**Table 3: Skew change due to TSV stress according to clock source z-location (CKT9)**

Source Tier	Tier 0	Tier 1	Tier 2	Tier 3
Skew w/o TSV stress	< 0.1ps	< 0.1ps	< 0.1ps	< 0.1ps
Skew with TSV stress	9.3ps	62.9ps	53.7ps	37.0ps

**Table 4: No optimization for buffer z-location: CTS comparison without stress and with stress**

Circuit	Case1: CTS w/o covariance opt., w/o stress consideration								Case2: CTS w/o covariance opt., with stress consideration							
	Cov.	$\sigma$ (ps)	Skew (ps)	$\mu_{cp}$ +3 $\sigma$ (ps)	# Buf	# TSV	WL (um)	CPU (s)	Cov.	$\sigma$ (ps)	Skew (ps)	$\mu_{cp}$ +3 $\sigma$ (ps)	# Buf	# TSV	WL (um)	CPU (s)
CKT1	7.8	14.0	1.4	405.6	877	676	2.03e7	18	8.0	14.0	0.1	404.3	877	676	2.03e7	15
CKT2	-1.4	13.9	5.0	400.4	1025	1288	2.39e7	24	-1.2	13.9	0.0	395.5	1025	1288	2.39e7	24
CKT3	-23.5	13.0	6.5	476.4	1168	1824	3.00e7	23	-23.5	13.0	0.0	469.9	1170	1824	3.00e7	25
CKT4	-13.8	13.4	0.2	429.5	892	684	2.15e7	20	-13.9	13.4	0.0	429.2	892	684	2.15e7	19
CKT5	11.9	14.6	10.1	484.8	1025	1293	2.31e7	23	12.6	14.7	0.0	474.8	1024	1293	2.31e7	24
CKT6	0.0	14.4	3.8	430.1	1195	1918	3.16e7	22	-0.2	14.4	0.0	426.2	1198	1918	3.15e7	24
CKT7	89.2	16.7	1.0	460.4	878	674	2.08e7	19	89.7	16.8	0.0	459.5	881	674	2.08e7	20
CKT8	107.0	17.4	12.8	466.8	1042	1307	2.61e7	18	106.9	17.4	0.0	454.0	1044	1307	2.62e7	15
CKT9	133.6	18.2	9.3	466.0	1185	1895	3.05e7	21	134.8	18.1	0.8	457.0	1184	1895	3.05e7	21

**Table 5: Optimization for buffer z-location: CTS comparison without stress and with stress**

Circuit	Case3: CTS with covariance opt., w/o stress consideration								Case4: CTS with covariance opt., with stress consideration							
	Cov.	$\sigma$ (ps)	Skew (ps)	$\mu_{cp}$ +3 $\sigma$ (ps)	# Buf	# TSV	WL (um)	CPU (s)	Cov.	$\sigma$ (ps)	Skew (ps)	$\mu_{cp}$ +3 $\sigma$ (ps)	# Buf	# TSV	WL (um)	CPU (s)
CKT1	-100.3	9.3	1.4	391.6	877	680	2.03e7	34	-100.3	9.3	0.1	390.3	877	680	2.03e7	32
CKT2	-34.8	12.6	12.4	404.0	1024	1322	2.39e7	42	-28.8	12.9	0.0	392.4	1025	1322	2.39e7	43
CKT3	-59.3	11.6	31.2	496.8	1168	1851	3.00e7	43	-60.4	11.5	0.0	465.4	1170	1851	3.00e7	43
CKT4	-56.9	11.7	40.0	464.4	893	797	2.15e7	41	-55.3	11.8	0.0	424.5	893	797	2.16e7	45
CKT5	-94.5	10.4	25.3	487.4	1026	1494	2.32e7	51	-95.2	10.4	0.0	462.0	1025	1494	2.32e7	52
CKT6	-116.8	9.5	11.8	423.3	1195	2303	3.18e7	57	-113.5	9.6	0.0	412.1	1198	2303	3.17e7	56
CKT7	-14.6	13.3	45.6	494.7	883	1002	2.13e7	92	-12.9	13.4	0.0	449.3	886	1006	2.13e7	90
CKT8	-29.9	12.9	50.9	491.4	1044	2080	2.69e7	107	-30.4	12.8	0.0	440.4	1046	2080	2.70e7	113
CKT9	-13.7	13.6	42.5	485.4	1186	2302	3.08e7	141	-11.3	13.7	0.0	443.1	1186	2280	3.09e7	143

remaining experiments, we assume that clock sources are placed in Tier 0 to show conservative results.

Second, we verify the usefulness of our stress aware CTS. Table 4 compares case1 and case2 to show skew variation for all of the benchmarks. Case1 means CTS without covariance optimization and stress consideration while case2 is stress aware CTS without covariance optimization. In the table, Cov. means average covariance for the optimized paths.  $\sigma$  stands for standard deviation of  $CP$ . Covariance and  $\sigma$  are average values for all targeting paths. The comparison shows that the skew due to the stress can be up to 12.8ps for *CKT8* if we do not consider TSV stress variation during CTS. Clock period of *CKT8* can increase 2.8% from 454ps to 466.8ps. If the clock source is on Tier 1, overall clock frequency can increase more than 10% from Table 3. Table 4 shows no penalty of clock buffers, TSVs and wire-length for stress aware CTS.

Next, our variation reduction using the ILP formulation is verified in Table 5. CTS without stress consideration, case3 in Table 5, shows relatively large skew caused by TSV stress because our ILP formulation enforces clock buffers on spreading more evenly over the tiers. We use  $\beta = 0$  to see maximum variation reduction.  $\beta$  is a control parameter to avoid too many TSV insertion introduced in equation 11. Finally, combining our ILP formulation and stress modeling, we can reduce the clock period for *CKT8* at 3- $\sigma$  level up to 5.7% by comparing case1 and case4.

## 5. CONCLUSIONS

For 3D-IC design, we observe two important design challenges: Variation between tiers, TSV induced stress. Inter-die variation effect can be used to compensate clock path variation, which optimizes random variation. TSV induced stress is a systematic component of variation. We could reduce nominal value of clock period by considering the stress during CTS, and minimize the variation of clock period with optimal assignment of clock buffer z-location. The proposed 3D CTS can enhance maximum frequency up to 5.7% by combining the two approaches.

## ACKNOWLEDGMENTS

This work is supported in part by NSF and Intel.

## 6. REFERENCES

- [1] J. Minz, X. Zhao, and S. K. Lim. Buffered clock tree synthesis for 3d ics under thermal variations. In *Proc. Asia and South Pacific Design Automation Conf.*, Jan 2008.
- [2] T.-Y. Kim and T. Kim. Clock tree embedding for 3d ics. In *Proc. Asia and South Pacific Design Automation Conf.*, Jan 2010.
- [3] X. Zhao, D. Lewis, H.-H. S. Lee, and S. K. Lim. Pre-bond Testable Low-Power Clock Tree Design for 3D Stacked ICs. In *Proc. Int. Conf. on Computer Aided Design*, Nov 2009.
- [4] F. Liu. A General Framework for Spatial Correlation Modeling in VLSI Design. In *Proc. Design Automation Conf.*, Jun 2007.
- [5] C. Ferri, S. Reda, and R. I. Bahar. Strategies for improving the parametric yield and profits of 3d ics. In *Proc. Int. Conf. on Computer Aided Design*, Nov 2007.
- [6] J.-S. Yang, K. Athikulwongse, Y.-J. Lee, S. K. Lim, and D. Z. Pan. TSV Stress Aware Timing Analysis with Applications to 3D-IC Layout Optimization. In *Proc. Design Automation Conf.*, Jun 2010.
- [7] K. H. Lu, X. Zhang, S.-K. Ryu, J. Im, R. Huang, and P. S. Ho. Thermo-Mechanical Reliability of 3-D ICs containing Through Silicon Vias. In *Electronic Components and Technology Conference*, 2009.
- [8] T. Dao, D. H. Triyoso, M. Petras, and M. Canonico. Through Silicon Via Stress Characterization. In *IEEE International Conference on IC Design and Technology*, 2009.
- [9] S. E. Thompson, G. Sun, Y. S. Choi, and T. Nishida. Uniaxial-Process-Induced Strained-Si: Extending the CMOS Roadmap. In *IEEE Trans. on Electron Devices*, volume 53, pages 1010–1020, May 2006.
- [10] N. Serin, T. Serin, S. Horzum, and Y. Celik. Annealing effects on the properties of copper oxide thin films prepared by chemical deposition. In *Electronic Journals*, volume 20, pages 398–401, May 2005.
- [11] P. Friedberg, Y. Cao, J. Cain, R. Wang, J. Rabaey, and C. Spanos. Modeling Within-Die Spatial Correlation Effects for Process-Design Co-Optimization. In *Proc. Int. Symp. on Quality Electronic Design*, Mar 2005.
- [12] H. Irie, K. Kita, K. Kyuno, and A. Toriumi. In-Plane Mobility Anisotropy and Universality Under Uni-axial Strains in n- and p-MOS Inversion Layers on (100), (110), and (111) Si. In *IEEE International Electron Devices Meeting*, 2004.
- [13] C. S. Smith. Piezoresistance effect in germanium and silicon. In *Physical Review*, volume 94, pages 42–49, Apr 1954.
- [14] W. Zhao and Y. Cao. New generation of Predictive Technology Model for sub-45nm early design exploration. In *IEEE Trans. on Electron Devices*, 2006.
- [15] R.-S. Tsay. An exact zero-skew clock routing algorithm. In *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, Vol.12, No.2, pp.242-249 1993.
- [16] <http://www.gurobi.com/>.