Layout Aware Line-Edge Roughness Modeling and Poly Optimization for Leakage Minimization

Yongchan Ban and Jae-Seok Yang Department of ECE, The University of Texas at Austin, Austin, TX USA ycban@cerc.utexas.edu, jsyang@cerc.utexas.edu

ABSTRACT

Line-edge roughness (LER) highly affects the device saturation current and leakage current, which leads to serious device performance degradation. In this paper, we propose the first layout-aware LER model where LER is highly related to the lithographic aerial image fidelity and neighboring geometric proximity. With our new LER model, we perform robust LER aware poly layout optimization to minimize the degradation of device performance, in particular leakage current. The results on 32nm node standard cells show average 91.26% reduction of leakage current and 4.46% improvement of saturation current at the worst case despite 8.86% area penalty.

Categories and Subject Descriptors

B.7.2 [Hardware, Integrated Circuit]: Design Aids General Terms

Algorithms, Design, Performance

Keywords

Line-edge roughness, Lithography, Optimization, Leakage

1. INTRODUCTION

As semiconductor device nodes continue to shrink down to 32nm and below, the complexity of designs is significantly increasing due to process variation. Among sources of process variation, lithographic printability variation is one of the most fundamental challenges because it directly impacts on yield and performance [1,2]. Line-edge roughness (LER) due to lithography was regarded as a small fraction of the statistical variability in the past since the critical dimensions (CD) of MOSFET was much larger than LER. However, as the aggressive scaling continues into the nanometer regime, LER does not scale accordingly and becomes an increasingly larger fraction of the gate length.For channel lengths above 32nm the random dopants are the dominant source of fluctuations, but below this channel length LER takes over and becomes a major fluctuation source [3]. Thus it can be one

DAC'11, June 5-10, 2011, San Diego, California, USA

of the performance limiting components for 32nm and below technologies.

LER is mainly caused by erosion of polymer aggregates at the edge of photo-resist (PR) during development process [4]. To address LER impact, many works have been proposed in a simulation manner [5-8]. [9, 10] presented the impact of LER on the variation of threshold voltage with statistical timing analysis. Even if many works on LER modeling have been performed, these works have been focusing on process level and unit device level simulation. According to our experiments, LER is highly related to lithography image fidelity which is mainly driven by lithography process and layout proximity. Since each device in a cell might have different LER due to different layout proximity, there is great demand to study on a cell level LER model which considers neighboring pattern proximity due to lithography to analyze the impact of LER on circuit performance, in particular leakage current.

In this paper, we propose a LER-aware layout optimization to minimize leakage current in a cell. Our approach is mainly based on a new LER model where the root mean square (RMS) roughness of LER depends on layout proximity in lithography. The major contributions of this paper include the following:

- This is the first study on a layout dependent LER model which is a function of neighboring patterns and image fidelity. The idea is based on the fact that different gates might have different LER values due to pattern proximity and lithography process variation.
- We propose poly layout optimization by considering LER in a standard cell. Since the relationship between LER and layout proximity shows a convex form, we find a globally optimal design where the layout is robust from LER, lithography process variation, and even circuit performance variation.

The rest of the paper is organized as follows: Section 2 describes a LER model and its impact on device currents. Section 3 presents the layout dependent LER model. Section 4 proposes the formulation and algorithm of the poly layout optimization. Experimental results are shown in Section 5, followed by conclusions in Section 6.

2. LING-EDGE ROUGHNESS

2.1 Modeling of Line-Edge Roughness (LER)

LER, one of the dominant random variations, is caused by the interaction of light and thermal bombardment with the

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

Copyright © 2011 ACM 978-1-4503-0636-2/11/06...\$10.00

molecular nature of photoresist materials in the acid generation, the acid diffusion and development process in chemically amplified resists (CAR) [4]. LER is a random fluctuation in the gate length and has influence on both edges of the gate.

LER is often expressed by the power spectral density (PSD) which is theoretically the Fourier Transform of the autocorrelation function [5,6,11]. Let us define z(x) as a 1D distribution of edge locations. PSD, S(f), is mathematically defined as;

$$S(f) = \lim_{L \to \infty} \frac{1}{L} \left| \int_{-L/2}^{L/2} z(x) \exp(2\pi i f x) \, dx \right|^2 \tag{1}$$

Therefore the auto-correlation function, $R(\tau)$, is formulated as;

$$R(\tau) = \mathbb{F}^{-1} \{ S(f) \} = \lim_{L \to \infty} \frac{1}{L} \int_{-L/2}^{L/2} z^*(x) \cdot z(x+\tau) \, dx$$
(2)

The RMS roughness, σ , is often defined in terms of z(x) as;

$$\sigma^2 = \lim_{L \to \infty} \frac{1}{L} \int_{-\infty}^{\infty} |z(x)|^2 dx = 2 \int_0^{\infty} S(f) df \qquad (3)$$

Thus the auto-correlation function, $R(\tau)$, follows an exponential function by the distance r for line edge as the following;

$$R(r) = \sigma^2 exp^{-\left(\frac{r}{L_c}\right)^{2\alpha}} \tag{4}$$

where L_c is the correlation length, σ is the standard deviation of line edge, and α is related to the fractal dimension D($\alpha = 2$ -D). Therefore, PSD is approximated as the following equation [5];

$$S(k) = \frac{2\sigma^2 L_c}{\left(1 + k^2 L_c^2\right)^{0.5 + \alpha}}$$
(5)

where $k = 2\pi f$, $f = i\frac{1}{N\Delta z}$, and $0 \le i \le \frac{N}{2}$, N is the number of points along the line. Hence, the LER for a large number of resists can be characterized by three numbers, σ , L_c , and α . With the magnitude information provided by S(k), we can reconstruct random line edges by applying a random phase to each frequency component of the PSD to form a unique signal in the frequency domain. A line edge with roughness can be simulated by doing an inverse Fourier transform of this signal.

Figure 1(a) shows LER profiles from Eq. (5) with $L_c=25nm$, $3\sigma=4nm$ and $\Delta z=1nm$ at three different values for α of 0.2, 0.3 and 0.8. The α is related to the high-frequency fluctuations of LER [5]. The higher α shows less high-frequency fluctuation and smoother line edge, whereas the lower α signifies more high-frequency fluctuation and rough line edge.



(a) LER simulation with α (b) LER simulation with σ Figure 1: Demonstration of LER with α and σ



Meanwhile σ , RMS amplitude, is the most important parameter for LER. Figure 1(b) shows two simulated roughness profiles with different values of σ . σ corresponds to the transversal magnitude to the line, and the larger σ shows greater roughness of the line. Among the major LER parameters, L_c and α are highly dependent on the photoresist type and relatively less critical than σ [11]. Thus in this paper we are focusing on presenting LER with regard to σ .

2.2 Impact of LER on Device Currents

Based on Eq. (5), we directly generated LER on a gate line and investigated device saturation current and leakage current variation with the amount of LER in a 32nm Inverter cell. For those results, we extract the effective gate length for non-rectangular gates having LER noise using a gate segmentation technique [8,12]. Figure 2(a) shows the impact of LER on saturation current of a conventional NMOS device. The black circled dot represents the average of the variation, and the small bars show the upper and lower bound of the variation. The upper and lower bound are equivalent to $+3\sigma$ and -3σ from the nominal value. As shown in the result of saturation current, the deviation between the upper bound and the lower bound is highly increased as LER increases while the average values are slightly increased.

The impact of LER on gate leakage current is much more critical than that of saturation current as shown in Figure 2(b). As LER increase, both the upper bound and the average leakage current are dramatically increased. Figure 2 reveals that when the RMS LER value is 7nm from its gate edge, the worst case saturation current and leakage current are as much as 100% and more than one million times compared to the nominal current, respectively.

2.3 Our Contributions

Leakage power is a significant portion of the total power consumption in sub-30nm devices. Moreover, leakage is one of the critical factors which prevent semiconductor devices from continuously shrinking. As shown in the results of Figure 2, small LER on gate causes huge amount of leakage current. In other words, small improvement of gate LER can reduce lots of leakage current. This illustrates that the poly layout optimization by considering the impact of LER on devices current, in particular leakage current is crucial for sub-32nm node devices.

Even though a conventional LER model generates a physically meaning edge shape, it does not describe any dependency of neighboring pattern proximity. In a standard cell, there are a lot of patterns having various aerial image contrasts. Even in a single line, LER might be different with regard to layout positions where aerial image quality could be non-identical. In order to analyze the impact of LER on device performance, we should use a layout dependent LER model which considers both aerial image fidelity and neighboring pattern proximity.

Our goal in this paper is (1) to propose a new LER model which considers both neighboring pattern proximity and lithography process robustness, (2) to optimize poly layouts by minimizing the total amount of LER, and (3) to eventually reduce device leakage current in a cell. To the best of our knowledge, our work is the first attempt to abstract out the impact of LER from the process simulation realm into the gate level and to apply the new LER model to poly layout optimization for leakage minimization.

LAYOUT DEPENDENT LER MODEL 3.

LER is a strong function of aerial image quality because a higher aerial image contrast results in a smaller transition region in photo-resist (PR) polymer dissolution behavior [13]. It implies that LER does not always follow random characteristic while it can be modeled in a systematic approach. ILS (image log-slope) is a single metric which is capable of explaining aerial image quality due to lithography proximity.



Figure 3: Illustration of ILS (image log-slope)

The slope of the aerial image intensity, I, as a function of position, x, measures the steepness of the image in the transition from bright to dark of aerial image light as shown in Figure 3. To be useful it must be normalized to the threshold aerial image (I_{th}) which is the image intensity at the desired level. Dividing the slope by the intensity will normalize out this effect. ILS is defined as follows;

$$ILS = \frac{1}{I_{th}} \frac{dI}{dx} = \frac{dln(I)}{dx}$$
(6)

where ILS is measured at the nominal line edge as shown in Figure 3. The higher ILS means the better image fidelity. ILS is used to evaluate the lithographic usefulness of an aerial image [14]. According to [15], the RMS magnitude of LER is highly related to ILS as shown in Figure 4(a). As ILS decreases, the magnitude of LER increases. In the same way, LER decreases and becomes saturated to a certain level as ILS increases. The LER trend might vary due to lithography process conditions. The point is that LER is a strong function of image fidelity in lithography.

Thus we characterize the resulting LER as a function of ILS of the aerial image by sweeping the pitch of gate poly from 80nm to 230nm. Note that the nominal gate pitch is usually 3 or 4 times larger than the gate length in a standard cell layout. Since the nominal gate length (\approx CD of poly



Figure 4: Relation among LER, ILS, and Pitch



line) in our design is 30nm, 80nm poly pitch means 50nmspace between two poly lines.

As shown in Figure 4(b), as the poly-to-poly space increases, ILS is larger and has a zenith at around 100nmspace, then the value of ILS is decreased. This is because at the dense pitch (\approx smaller space) the aerial image is distorted due to approaching the lithography resolution limit. Meanwhile at the sparse region (\approx larger space) the aerial image is also degraded due to the neighboring light proximity. Another observation in Figure 4(b) is that as ILS increases, the layout is less affected from lithography process variation, which implies that the pitch having the minimum LER is more robust from process variation.

From the results of Figure 4(a) and Figure 4(b), we can get the relationship between the RMS magnitude of LER and poly space as shown in Figure 5. Since the RMS roughness, σ , is represented as a polynomial function or a piecewise linear function which considers the impact of pattern pitch on lithography process, we can get a new PSD function which takes the neighboring pattern pitch into consideration as shown in Eq. (7).

$$S(k) = \frac{2\sigma(x)^{2}L_{c}}{(1+k^{2}L_{c}^{2})^{0.5+\alpha}}$$
(7)
where,
$$\sigma(x) = \sum_{i=0}^{N} a_{i}x^{i}, \quad i = 0, ..., N$$
$$or, \quad \sigma(x) = \begin{cases} -\alpha_{1} \cdot x + \beta_{1} & \text{if } x \leq x_{p1} \\ \alpha_{2} \cdot x - \beta_{2} & \text{if } x \geq x_{p1} \\ \beta_{3} & \text{if } x \geq x_{p2} \end{cases}$$
$$x > \mathcal{P}, \text{where } \mathcal{P} \text{ is process violation}$$
$$x < \mathcal{D}, \text{where } \mathcal{D} \text{ is design violation}$$

where, N is a non-negative integer, x is a distance variable of poly space, x_{p1} is a position where LER has the minimum value, x_{p2} is a position where LER becomes saturated, a_i is a fitting parameter for a polynomial function and α and β are fitting parameters for a piece-wise linear function. The constraint of x is to keep the poly-to-poly space x to be within given process tolerance \mathcal{P} and layout design tolerance \mathcal{D} . The process tolerance, \mathcal{P} , defines the limitation of lithography patterning for poly layer. In other words, we can not get a proper gate patterning image below a certain pitch of poly. Meanwhile the design tolerance, \mathcal{D} , is defined by the maximal allowable pitch of poly lines which represents the area constraints of a cell. It is defined in an early design stage given required drive strength and design specification. Thus a poly space beyond a certain design tolerance is not allowed in a cell.

The space of poly lines in a standard cell might differ from the neighboring pattern. Moreover a gate line might suffer from several LER due to complex pattern proximity which should be considered at the layout optimization step. By calculating the polygon space of poly lines, we can get

the RMS amount of LER on poly edges which is directly implemented into printed images for gates in a cell.

4. LER-AWARE POLY OPTIMIZATION

4.1 **Problem Definition**

Since the minimum pitch of poly layer has been approaching the theoretical resolution limit, the poly layer is usually drawn with simple 1D-type line and space (L/S) regular design approach for sub-32nm node design [16]. Then the poly layout optimization is performed by identifying opportunities to enforce as many recommended design rules (RDR) as practically feasible. Since the poly layout is formed with a straight L/S type, the poly layer does not seem likely to show any systematic lithography variation due to its simplicity. However we could see large LER even in a simple L/S type poly pattering because the current RDR usually does not consider the impact of LER despite its criticality and because each transistor in a cell might have a different pitch and LER.

Let us revisit the goal of poly layout optimization for standard cells - the basic objective is to improve parametric yield or reducing systematic variability in cell current and leakage power. Our layout optimization is done in an early design stage rather than at the final mask synthesis step. As we mentioned in Section 1, the impact of LER has highly increased below 32nm node. Thus, it is required to reflect lithographic LER in the design stage. Consequently, there are three issues with the current poly layout optimization approach for standard cells:

- The design rules are applied to all devices and all layers without any consideration of the impact of LER.
- There is no good mechanism of LER to quantify the improvement due to optimization of the standard cells in terms of its performance.
- It is difficult to quantify the impact of LER on device performance, in particular current and leakage power.

4.2 LER-aware Optimization Flow

The flow of our LER-aware poly layout optimization is mainly divided into three steps:

- **Define cell width** We first calculate the optimum poly pitch for minimum LER value and define the cell width by multiplying by the optimum pitch and the number of poly grid lines. The dummy poly lines are placed on the left and right edges of a cell to reduce the gate proximity from neighboring cells.
- Assign device criticality The devices within a cell can be ranked based on their sensitivity contribution because different transistors have inherently different performance sensitivity to the same amount of gate length variation due to LER [1].
- Minimize LER Despite of finding an optimal pitch, some poly lines might have different neighboring geometry. Thus, we finely optimize the poly lines by minimizing the total weighted amount of LER in a cell. Since LER polynomial shows a convex shape within a design tolerance, we can get the globally optimal positions of the devices in a cell.

4.3 Formulation and Algorithm

4.3.1 Find an optimal poly pitch

As shown in Figure 5, the RMS magnitude of LER is highly dependant on poly layout pitch. Although the input optical conditions for poly patterning might be different from poly design and devices specification, the poly patterning generally shows a trend in which the ILS of aerial image has the maximal value as shown in Figure 4(b), and in which the poly layout is the most robust from the lithography process variation. Therefore, from the results of Figure 5, we can mathematically formulate an optimal pitch of poly lines with the minimal LER impact as follows:

$$\min: \qquad \sigma(x_L) + \sigma(x_R) \tag{8}$$

where,
$$\sigma(x) = \sum_{i=0}^N a_i x^i, \quad i = 0, ..., N$$

where $\sigma(x_L)$ is the RMS roughness of the left edge (x_L) of a line, and $\sigma(x_R)$ is one of the right edge (x_L) . The RMS roughness $(\sigma(x))$ of a line edge is formulated by an N^{th} order polynomial function as shown in Eq. (7). Since the distances from left and right poly are same, both line edges usually have a same amount of LER value.

The objective is to minimize RMS edge roughness on both the left and right edge of a line. In this formulation, we assume that there is a globally optimized pitch within process and design constraints as shown in Figure 5. These assumptions are reasonable because of the following two reasons: (1) The LER trend has a remarkable global minimum and then it is saturated for large pitch. (2) Furthermore all other local minimal points can be ignored due to area design constraint. Thus the LER polynomial shows a convex shape within allowable process and design constraints. Due to the convexity, we can obtain the globally optimal position of gate poly layer for minimal leakage current.

The changed poly pitch might vary the poly printed image, device's channel stress and performance. If optimal poly pitch is smaller than the original design, the cell area could be reduced. Yet, its reduced poly pitch may affect on device's channel stress which might degrade the devices performance [17]. However, the optimal poly pitch is found at the best position where poly patterning shows the most robust on lithography process, which compensate the device saturation current degradation by improving gate LER value. Meanwhile if optimal poly pitch is larger than the original pitch, the cell area might be increased, which, however, enhances device's channel stress on dual stress liner [17]. Most of all, even though there happens small degradation on the device saturation current due to the optimization of poly pitch, the leakage current is highly decreased for both cases because small reduction of LER induces huge amount of leakage improvement.

4.3.2 Cell layout optimization

Generally in a standard cell there are several transistors as shown in Figure 6. Since the position of each transistor correlates neighboring transistors, we should find the optimal positions for all transistors in order to minimize LER. Let T be the set of geometrically coupled transistors (indexed by j), x_j be the x-directional position in a cell. The optimization for x_j can be done as shown in Eq. (9) where the objective is to minimize the total amount of LER by finding the optimal positions of all transistors in T. Note that the cell width (W_{cell}) is first defined based on the optimal pitch information from the result of Eq. (8); the position



of dummy poly lines are fixed, and the all transistors are just allowed to change their position within design tolerance from $x_{j_{min}}$ to $x_{j_{max}}$.

$$\min: \quad \sum_{j=1}^{M} \Psi_j \{ \sigma(x_L) + \sigma(x_R) \}_j | \quad \forall j \in T$$

$$\text{where.} \quad \sigma(x_{L,j}) = \sum_{i=1}^{N} \alpha_{ij} (d_{L,j})^i \quad \forall i \in T$$

$$\sigma(x_{L,j}) = \sum_{i=0}^{N} a_i (d_{L,j})^i \qquad \forall j \in T$$

$$\sigma(x_{R,j}) = \sum_{i=0}^{N} a_i (d_{R,j})^i \qquad \forall j \in T$$

$$d_{L,j} = x_j - x_{j-n}$$

$$d_{R,j} = x_{j+n} - x_j$$

 $\forall j \in T$

s.t. :

$$x_{j_{min}} \le x_j \le x_{j_{max}}$$
$$x_{max} - x_{min} = W_{cell}$$

where, n is a positive integer, $d_{L,j}$ and $d_{R,j}$ are distances from the edge of the j^{th} poly line to poly lines located in the left and right side, respectively. Ψ_j is a device criticality of j^{th} transistor to gate length variation in a cell.

As a general principle, the current and delay variation is different from the input timing arcs. Some devices have significant impact on falling arcs while the other devices have significant impact on rising arcs. It implies that each transistor has different delay sensitivity due to gate length variation, in particular LER. Therefore, we should ensure that highly sensitive devices from gate length variation due to LER be given higher priority during layout optimization while less sensitive devices can allow relatively larger amount of LER. The devices within a cell can be ranked based on their sensitivity contributions to the cell's delay sensitivity [1].

Since every transistor might have difference proximity due to neighboring patterns, we should consider the impact of neighboring patterns in a cell. As shown in Figure 7, to take the neighboring proximity into account we divided an edge into multiple segments, which is similar to a method of a conventional model-based OPC. Thus each segment might have different LER due to the distances of the neighboring patterns. Assume as shown in Figure 7 where a gate edge consists of three segments, S_1 , S_2 , and S_3 , their heights and



Figure 7: LER calculation for neighboring proximity

distance from neighboring patterns are h_1 , h_2 , h_3 and d_1 , d_2 and d_3 , respectively.

The LER contributions of three segments in a polynomialtype LER function are as following equations:

$$\sigma_j(x) = \sum_{i=0}^N a_i d_j^i = \sum_{i=0}^N a_i (x_j - x_0)^i |_{j=1,2,3}$$
(10)

Since the total LER contribution on an edge of a gate is defined by the average of all contributions of segments, the effective LER value on a gate edge is as follow:

$$\sigma(x) = \frac{h_1}{H}\sigma_1(x) + \frac{h_2}{H}\sigma_2(x) + \frac{h_3}{H}\sigma_3(x)$$
(11)

where H is the total gate height. Generally, if there are Pnumber of segments in an edge, we can calculate the LER value of the edge as follow:

$$\sigma(x) = \frac{1}{H} \left\{ h_1 \cdot \sum_{i=0}^N a_i d_1^i + \dots + h_P \cdot \sum_{i=0}^N a_i d_P^i \right\}$$
(12)
= $\sum_{i=0}^N \frac{a_i}{H} \left\{ h_1 \cdot d_1^i + h_2 \cdot d_2^i + \dots + h_P \cdot d_P^i \right\}$

where all d_P s are distances from the edge of a j^{th} gate, which can be represented by x_j positions.

If we fit the relationship between LER and poly pitch with a piece-wise linear model, Eq. (12) should be shown with a simpler linear function in terms of position, x_i . Even though a conventional polynomial function can have a lot of local minimum according to the index, the LER trend fitted form of the experimental data usually has a global minimum within a certain design range. Since the RMS edge roughness shows a convex form or a simple linear form given poly space and the total LER is a linear sum of the LER of all gates, we can find the optimal position of each transistor in a cell in a polynomial time [18].

EXPERIMENTAL RESULTS 5.

We implemented LER on gate printed images and the poly layout optimization in Tcl and Perl script language and tested with Nangate 45nm open cell library [19]. To apply to 32nm standard cell, we shrank Nangate cells into 32nmdimension. Furthermore we put dummy poly lines beside the main poly to prevent the poly patterning from the proximity of neighboring cells as industrial cells are adopted for 32nm node logic design. The nominal gate length is 30nmfor all standard cells.

We used Calibre-Workbench from Mentor Graphics to get ILS values for various poly pitches. Our optical parameters are wavelength $(\lambda) = 193nm$, numerical aperture (NA) = 1.25 immersion lithography, and dipole unpolarized illumination $\sigma = 0.9/0.7$. For process variation we put the focus $\pm 50nm$. We directly implemented LER on poly printed images made by OPC and lithography simulation where we applied LER just on gate region (\approx poly on active) to save computational resources. We generated more than one thousand LER patterns for a particular RMS value of LER so that the results are shown as a distribution similar to a normal distribution. For the 32nm circuit simulation, we used 32nm Predictive Technology Model (PTM) [20].

Using these LER impact on the device currents, we optimized the poly layout of standard cells as shown in Table 1 and 2. The poly-to-poly space of the non-optimized cell is 84nm and the corresponding 3σ LER is 4.80nm. Meanwhile

Table 1: Improvement of Ion Saturation Current

Cell	Before Opt. (α)		After Opt. (β)		$Imprv(\beta:\alpha)(\%)$		Area
(A)	Norm	Worst	Norm	Worst	Norm ^a	Worst ^b	%
INV	2.9E-4	2.4E-4	2.9E-4	2.5E-4	-0.71	4.81	7.60
NAND2	1.5E-4	1.3E-4	1.5E-4	1.3E-4	-0.65	4.60	8.55
NAND3	1.0E-4	8.5E-5	1.0E-4	8.9E-5	-0.58	4.39	9.12
NOR2	5.9E-4	4.8E-4	5.9E-4	5.0E-4	-0.68	4.84	8.55
NOR3	8.8E-4	7.2E-4	8.8E-4	7.5E-4	-0.69	4.83	9.12
MUX2	2.0E-5	1.3E-5	2.0E-5	1.4E-5	-1.16	3.30	10.20
average					-0.75	4.46	8.86

^a Negative value corresponds to the decreased saturation current.
^b Positive value represents an increased current from the current of the before optimization. The larger current means the better variation at the worst process corner.

Table 2: Improvement of I_{off} Leakage Current

Cell	Before Opt. (α)		After Opt. (β)		$Imprv(\beta:\alpha)(\%)$		Area
(A)	Norm	Worst	Norm	Worst	Norm ^a	Worst ^a	%
INV	4.2E-7	8.1E-5	2.2E-7	4.5E-6	47.21	94.50	7.60
NAND2	1.4E-7	2.1E-5	8.3E-8	9.4E-7	39.70	95.51	8.55
NAND3	1.1E-7	1.2E-5	7.0E-8	6.6E-7	37.74	94.44	9.12
NOR2	8.4E-7	1.6E-4	4.4E-7	8.9E-6	47.20	94.51	8.55
NOR3	1.3E-6	2.4E-4	6.6E-7	1.3E-5	47.21	94.50	9.12
MUX2	3.2E-6	1.9E-4	2.5E-6	4.9E-5	22.48	74.12	10.20
average	1				40.26	91.26	8 86

^a The smaller leakage current means the better variation at the worst process corner.

we found that the best poly-to-poly space for LER minimization is 97nm where the minimum 3σ LER is 3.95nm. The gate length variation due to LER follows a distribution which has the upper bound corner and the lower bound corner. The variation due to LER is defined for three different conditions: (a) a nominal condition (b) $+3\sigma$ and (c) -3σ variations. The $\pm 3\sigma$ variations result in the lower (~thinner line) and upper (~thicker line) bounds. We compared the *nominal* and the *worst* condition. The *worst* condition represents the maximal gate length for saturation current. Whereas, the *worst* corner for leakage current means when the gate length due to LER has the minimum value. The area increment is correlated with the number of input gates. Meanwhile, the maximum area penalty is as much as 11.4% regardless of the number of input gates in a cell.

Table 1 compares I_{on} currents between before and after optimized cases. It shows that the cell currents at the nominal is slightly decreased on average 0.75% after optimization. This is because the gate printed image before optimization has larger LER value, such that the more current is induced through the smaller gate length regions due to LER. Meanwhile, the saturation current at the worst case after optimization is somewhat increased on average 4.46%. It can be shown that the MUX2 has relatively large current variation compared to other cells. That is because the poly layout of MUX2 is more irregular than other cells, hence LER of MUX2 is relatively larger than others. We entirely reduced the saturation current variation between $+3\sigma$ and -3σ corners. However the LER-aware layout optimization does not highly improve the saturation current in our experiments. Even its low impact, the results show that the optimized layout is more robust to LER variation.

In Table 2, we presented leakage current between before and after optimization. After optimizing cell layouts, the nominal leakage is highly decreased up to 47%. It implies that small reduction of L_{eff} causes a huge amount of leakage decrease. The result of leakage current at the worst case is more interesting. The leakage current shoots up from the small reduction of L_{eff} . As shown in the results, the worst case leakage after optimization is dramatically reduced as much as 91.26% on average. This is because the leakage is exponentially increased due to LER in the worst case as shown in Figure 2(b).

6. CONCLUSION

We have proposed a layout-aware LER model which considers various LER values due to layout proximity. Based on the proposed LER model, we have optimized poly layer in standard cell library to maximize the worst case saturation current as well as to minimize leakage current. Our approach practically and effectively improves the circuit performance and hence yield. Experimental results with 32nm node standard cells show that our layout optimization with a new LER model can substantially improve the device performance, in particular leakage current. As a future work, we can extend the framework into metal layer optimization for improving metal delay and reliability.

7. ACKNOWLEDGMENTS

This work is supported in part by SRC, NSF CAREER Award, and equipment donations from Intel. The authors would like to thank Prof. David Z. Pan for helpful discussions.

8. **REFERENCES**

- Y. Ban et al. Total Sensitivity Based DFM Optimization of Standard Library Cells. In Proc. Int. Symp. on Physical Design, Mar 2010.
- [2] Y. Ban and D. Pan. Compact Modeling and Robust Layout Optimization for Contacts in Deep Subwavelength Lithography. In Proc. Design Automation Conf., Jun 2010.
- [3] A. Asenov et al. Intrinsic Parameter Fluctuations in Decananometer MOSFETs Introduced by Gate Line Edge Roughness. *IEEE Trans. on Electron Devices*, 50(5), May 2003.
- [4] C. Mack. Stochastic modeling in lithography: autocorrelation behavior of catalytic reaction.diffusion systems. SPIE J. Microlithography, Microfabrication and Microsystems, 8, 2009.
- [5] V. Constantoudis et al. Line edge roughness and critical dimension variation: Fractal characterization and comparison using model functions. J. Vac. Sci. Technology, 22(4), 2004.
- [6] Y. Ma et al. Line Edge Roughness Impact on Critical Dimension Variation. In Proc. SPIE 6518, 2007.
- [7] Y. Ban et al. Electrical Impact of Line-Edge Roughness on Sub-45nm Node Standard Cells. SPIE J. Microlithography, Microfabrication and Microsystems, 9(4):041206, Oct-Dec 2010.
- [8] Y. Ban et al. Modeling and Characterization of Contact-Edge Roughness for Minimizing Design and Manufacturing Variations. SPIE J. Microlithography, Microfabrication and Microsystems, 9(4):041211, Oct-Dec 2010.
- [9] Y. Ye et al. Statistical Modeling and Simulation of Threshold Variation Under Dopant Fluctuations and Line-Edge Roughness. In Proc. Design Automation Conf., July 2008.
- [10] V. Wang et al. Linear Analysis of Random Process Variability. In Proc. Int. Conf. on Computer Aided Design, Nov 2008.
- [11] K. Patel et al. Comparative Study of Line Width Roughness (LWR) in Next-Generation Lithography (NGL) Processes. In Proc. SPIE 7640, 2010.
- [12] W. Poppe et al. From poly line to transistor: building BSIM models for nonrectangular transistors. In Proc. SPIE 6156, 2006.
- [13] T. Schnattinger et al. A comprehensive resist model for the prediction of line-edge roughness material and process dependencies in optical lithography. In *Proc. SPIE 6923*, 2008.
- [14] C. Mack. Fundamental Principles of Optical Lithography. Wiley, 2007.
- [15] A. Pawloski et al. The Transfer of Photoresist LER Through Etch. In Proc. SPIE 6153, 2006.
- [16] T. Jhaveri et al. OPC simplification and mask cost reduction using regular design fabrics. In Proc. SPIE 7274, 2009.
- [17] A. Chakraborty et al. On Stress Aware Active Area Sizing, Gate Sizing, and Repeater Insertion. In Proc. Int. Symp. on Physical Design, Mar 2009.
- [18] http://www.gurobi.com/.
- [19] Nangate 45nm Open Cell Library, http://www.nangate.com/.
- [20] Predictive Technology Model (Ver. 1.2) http://ptm.asu.edu/.