

LC-3 Overview: Memory and Registers

Memory

- address space: 2^{16} locations (16-bit addresses)
- addressability: 16 bits

Registers

- temporary storage, accessed in a single machine cycle
 - accessing memory generally takes longer than a single cycle
- eight general-purpose registers: **R0 - R7**
 - each **16 bits wide**
 - how many bits to uniquely identify a register?
- other registers
 - not directly addressable, but used by (and affected by) instructions
 - **PC** (program counter), **condition codes**

- **Example program(s)**

LC-3 Overview: Instruction Set

Opcodes

- **15 opcodes**
- **Operate** instructions: ADD, AND, NOT
- **Data movement** instructions: LD, LDI, LDR, LEA, ST, STR, STI
- **Control** instructions: BR, JSR/JSRR, JMP, RTI, TRAP
- some opcodes set/clear **condition codes**, based on result:
 - N = negative, Z = zero, P = positive (> 0) — ^{SET ON} REGISTER

Data Types

- 16-bit 2's complement integer


Addressing Modes

- How is the location of an operand specified?
- non-memory addresses: *immediate, register*
- memory addresses: *PC-relative, indirect, base+offset*


	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ADD ⁺	0001				DR			SR1			0	00			SR2		
ADD ⁺	0001				DR			SR1			1	imm5					
AND ⁺	0101				DR			SR1			0	00			SR2		
AND ⁺	0101				DR			SR1			1	imm5					
BR	0000			n	z	p	PCoffset9										
JMP	1100			000			BaseR			000000							
JSR	0100			1	PCoffset11												
JSRR	0100			0	00		BaseR			000000							
LD ⁺	0010			DR			PCoffset9										
LDI ⁺	1010			DR			PCoffset9										
LDR ⁺	0110			DR			BaseR			offset6							
LEA ⁺	1110			DR			PCoffset9										
NOT ⁺	1001			DR			SR			111111							
RET	1100			000			111			000000							
RTI	1000			000000000000													
ST	0011			SR			PCoffset9										
STI	1011			SR			PCoffset9										
STR	0111			SR			BaseR			offset6							
TRAP	1111			0000			trapvect8										
reserved	1101																

ADD/AND (Immediate)

this one means "immediate mode"



Note: Immediate field is sign-extended.



Data Movement Instructions

Load -- read data from memory to register

- LD: PC-relative mode
- LDR: base+offset mode
- LDI: indirect mode

Store -- write data from register to memory

- ST: PC-relative mode
- STR: base+offset mode
- STI: indirect mode

Load effective address -- compute address, save in register

- LEA: immediate mode
- does not access memory

PC-Relative Addressing Mode

Want to specify address directly in the instruction

- But an address is 16 bits, and so is an instruction!
- After subtracting 4 bits for opcode and 3 bits for register, we have 9 bits available for address.

Solution:


- Use the 9 bits as a signed offset from the current PC.

9 bits: $-256 \leq \text{offset} \leq +255$


Can form any address X, such that: $\text{PC} - 256 \leq X \leq \text{PC} + 255$

Remember that PC is incremented as part of the FETCH phase; This is done before the EVALUATE ADDRESS stage. $\leftarrow$


LD (PC-Relative)



Example: LD (PC-relative addressing)




ST (PC-Relative)




LEA (Immediate)

LEA 1 1 1 0 Dst PCOffset9



Example: LEA (Immediate Mode)



Indirect Addressing Mode

With PC-relative mode, can only address data within 256 words of the instruction.



- What about the rest of memory?

Solution #1:


- Read address from memory location, then load/store to that address.

First address is generated from PC and IR (just like PC-relative addressing), then content of that address is used as target for load/store.

LDI (Indirect)



STI (Indirect)



Base + Offset Addressing Mode

With PC-relative mode, can only address data within 256 words of the instruction.

- What about the rest of memory?


Solution #2:

- Use a register to generate a full 16-bit address.

4 bits for opcode, 3 for src/dest register, 3 bits for **base** register -- remaining 6 bits are used as a **signed offset**.

- Offset is *sign-extended* before adding to base register.

LDR (Base+Offset)



Example

Address	Instruction	Comments
LEA x30F6	1 1 1 0 0 0 1 1 1 1 1 1 1 0 1	$R1 \leftarrow PC - 3 = x30F4$
ADD x30F7	0 0 0 1 0 1 0 0 0 1 1 0 1 1 1 0	$R2 \leftarrow R1 + 14 = x3102$
ST x30F8	0 0 1 1 0 1 0 1 1 1 1 1 1 0 1 1	$M[PC-5] \leftarrow R2$ $M[x30F4] \leftarrow x3102$
AND x30F9	0 1 0 1 0 1 0 0 1 0 1 0 0 0 0 0	$R2 \leftarrow 0$
ADD x30FA	0 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1	$R2 \leftarrow R2 + 5 = 5$
STR x30FB	0 1 1 1 0 1 0 0 0 1 0 0 1 1 1 0	$M[R1+4] \leftarrow R2$ $M[x3102] \leftarrow 5$
LDI x30FC	1 0 1 0 0 1 1 1 1 1 1 1 1 0 1 1	$R3 \leftarrow M[M[x30F4]]$ $R3 \leftarrow M[x3102]$ $R3 \leftarrow 5$

opcode

$\therefore 1001$
 $= -9$
 $x30FD - 9 = x30F4$

Example: LC-3 JMP Instruction

Set the PC to the value contained in a register. This becomes the address of the next instruction to fetch.


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JMP				0 0 0			Base			0 0 0 0 0 0					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 1 0 0				0 0 0			0 1 1			0 0 0 0 0 0					

"Load the contents of R3 into the PC."

JMP (Register)

Jump is an unconditional branch -- always taken.

- Target address is the contents of a register.
- Allows any target address.



Condition Codes

LC-3 has three **condition code** registers:

N -- negative

Z -- zero

P -- positive (greater than zero)

Set by any instruction that writes a value to a register (ADD, AND, NOT, LD, LDR, LDI, LEA)

Exactly one will be set at all times

- Based on the last instruction that altered a register

Branch Instruction



Branch specifies one or more condition codes.

If the set bit is specified, the branch is taken.

- PC-relative addressing: **target address** is made by adding signed offset (IR[8:0]) to current PC.
- Note: PC has already been incremented by FETCH stage.
- Note: Target must be within 256 words of BR instruction.

If the branch is not taken, the next sequential instruction is executed.

BR (PC-Relative)



What happens if bits [11:9] are all zero? All one?

The diagram illustrates the internal architecture of the 8085 microprocessor, showing the flow of data and control signals between various components. Key components include the ALU, Register File, PC, PCMUX, MARMUX, ADDR1MUX, ADDR2MUX, SR2MUX, INMUX, MEMORY, MDR, MAR, and ADDRESS COUNTER LOGIC. The diagram is divided into two main horizontal sections. The top section contains the ALU, Register File, PC, PCMUX, and various multiplexers. The bottom section contains the MEMORY, MDR, MAR, and ADDRESS COUNTER LOGIC. A central CONTROL unit is connected to the ALU, Register File, and MEMORY. The diagram shows the flow of data and control signals between these components, including the 16-bit data bus and 16-bit address bus. Handwritten annotations in red and yellow highlight specific components and data paths. A large black arrow at the bottom points to the right, indicating the direction of data flow.

