

## SoC Manufacturing Test

- SoC Testability Features
  - Boundary Scan
  - P1500 standard
- SoC Testing Costs
- Built-In Self Test
- Testing Mixed-Signal Components
  - “Alternate” test
- Defect Tolerance
- Error Detection and Fault Tolerance
- Loopback test of Mixed-Signal SoCs


SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test

1

## The Manufacturing Test Problem



SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test

2

## Partitioning for SoC Test


- Partition according to test methodology:
  - Logic blocks
  - Memory blocks
  - Analog blocks
- Provide test access:
  - Boundary scan
  - Analog test bus
- Provide test-wrappers for cores

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
3

## DFT Architecture for SOC



Source: Bushnell and Agrawal


SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
4

## Scan

- Convert each flip-flop to a scan register
  - Only costs one extra multiplexer
- Normal mode: flip-flops behave as usual
- Scan mode: flip-flops behave as shift register
- Contents of flops can be scanned out and new values scanned in




SoC Design - ICS, Fall 2010  
 November 13, 2010

J. A. Abraham

SoC Manufacturing Test

5

## Scannable Flip-flops




SoC Design - ICS, Fall 2010  
 November 13, 2010

J. A. Abraham

SoC Manufacturing Test

6


## Scan Design and Delay Test




Need two patterns for delay test  
Shifting in second pattern changes state of the nodes  
Solutions: Scan Shifting or Last Shift Launch  
Functional Justification or Broadside Test


## Tri-Scan Scheme

**Based on state holding property of CMOS**






### Voltage at Tri-stated output w.r.t. time




## Boundary Scan

- Testing boards is also difficult
  - Need to verify solder joints are good
    - Drive a pin to 0, then to 1
    - Check that all connected pins get the values
- Through-hole boards used “bed of nails”
- SMT and BGA boards cannot easily contact pins
- Build capability of observing and controlling pins into each chip to make board test easier



## Boundary Scan (IEEE 1149.1)







## Boundary Scan Interface

- Boundary scan is accessed through five pins
  - TCK: test clock
  - TMS: test mode select
  - TDI: test data in
  - TDO: test data out
  - TRST\*: test reset (optional)
- Chips with internal scan chains can access the chains through boundary scan for unified test strategy.







## EXTEST Instruction

- **Purpose: Test off-chip circuits and board-level interconnections**

The diagram illustrates the EXTEST instruction. It shows two cells, an **INPUT CELL** on the left and an **OUTPUT CELL** on the right, connected to a central **On-chip System Logic** block. Each cell contains two D-type flip-flops (DQ) and a multiplexer (0/1). The cells are connected to external signals: *ShiftDR*, *SO*, *Mode*, *SI*, *ClockDR*, and *UpdateDR*. The diagram shows data transfer paths activated in EXTEST mode, indicated by solid lines. A legend below the diagram states: "Data transfer paths activated in EXTEST mode." Source: Bushnell and Agrawal

Source: Bushnell and Agrawal

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
19

## INTEST Instruction

- **Purpose:**
  1. Shifts external test patterns onto component
  2. External tester shifts component responses out

The diagram illustrates the INTEST instruction. It shows two cells, an **INPUT CELL** on the left and an **OUTPUT CELL** on the right, connected to a central **On-chip System Logic** block. Each cell contains two D-type flip-flops (DQ) and a multiplexer (0/1). The cells are connected to external signals: *ShiftDR*, *SO*, *Mode*, *SI*, *ClockDR*, and *UpdateDR*. The diagram shows data transfer paths used for the first phase of INTEST (solid lines) and the second phase (dashed lines). A legend below the diagram states: "Used for first phase of INTEST" (solid line), "Used for second phase of INTEST" (dashed line), and "Not used in the INTEST testing mode" (dotted line). Source: Bushnell and Agrawal

Source: Bushnell and Agrawal

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
20

## ***RUNBIST*** Instruction

- Purpose: Allows issue of BIST command to component through JTAG hardware
- Optional instruction
- Lets test logic control state of output pins
  1. Can be determined by pin boundary scan cell
  2. Can be forced into high impedance state
- BIST result (success or failure) can be left in boundary scan cell or internal cell
  - § Shift out through boundary scan chain
- May leave chip pins in an indeterminate state (reset required before normal operation resumes)

Source: Bushnell and Agrawal


SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
21

## ***BYPASS*** Instruction

- Purpose: Bypasses scan chain with 1-bit register



Source: Bushnell and Agrawal

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
22

## Additional DFT Components

- Test source: Provides test vectors via on-chip LFSR, counter, ROM, or off-chip ATE.
- Test sink: Provides output verification using on-chip signature analyzer, or off-chip ATE.
- Test access mechanism (TAM): User-defined test data communication structure; carries test signals from source to module, and module to sink; tests module interconnects via test-wrappers; TAM may contain bus, boundary-scan and analog test bus components.
- Test controller: Boundary-scan test access port (TAP); receives control signals from outside; serially loads test instructions in test-wrappers.

Source: H. Kerkhoff

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
23

## Test Wrapper for a Core


- . Logic added around a core to provide test access to the embedded core
- Test-wrapper provides for each core input terminal
  - An external test mode – Wrapper element observes core input terminal for interconnect test
  - An internal test mode – Wrapper element controls state of core input terminal for testing the logic inside core
- For each core output terminal
  - A normal mode – Host chip driven by core terminal
  - An external test mode – Host chip is driven by wrapper element for interconnect test
  - An internal test mode – Wrapper element observes core outputs for core test

Source: H. Kerkhoff

SoC Design - ICS, Fall 2010  
November 13, 2010


J. A. Abraham

SoC Manufacturing Test  
24



- ### Goals of IEEE P1500
- **Core test interface between embedded core and system chip**
  - **Test reuse for embedded cores**
  - **Testability guarantee for system interconnect and logic**
  - **Improve efficiency of test between core users and core providers**
- Source: H. Kerkhoff  
SoC Design - ICS, Fall 2010  
November 13, 2010
- J. A. Abraham
- SoC Manufacturing Test  
26

## Set-up of P1500 Architecture




Source: H. Kerkhoff

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
27

## Core including Wrapper Cells




Source: H. Kerkhoff

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
28

## Wrapper Registers for P1500



Source: H. Kerkhoff

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
29

## Built-In Self Test (BIST)

- Increasing circuit complexity, tester cost
  - Interest in techniques which integrate some tester capabilities on the chip
  - Reduce tester costs
  - Test circuits at speed (more thoroughly)
- Approach:
  - Compress test responses into “signature”
  - Pseudo-random (or pseudo-exhaustive) pattern generator (PRG) on the chip
- Integrating pattern generation and response evaluation on chip – BIST


SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
30


## Pseudo-Random Sequences

- *Linear Feedback Shift Register*
  - Shift register with input taken from XOR of state
  - *Pseudo-Random Sequence Generator*



Can also be used to  
**compress** test responses

## Example of BIST





## Why is Conventional Test Successful?


- Two innovations have allowed test to keep up with complex designs
- **The stuck-at fault model**
  - the model allows structural test generation, with a **number of faults which is linear in the size of the circuit**
- **Partitioning the circuit**
  - partitioning the circuit (with scan latches for example), alleviates the test problem so that test generation does not have to deal with the entire circuit
- **Do these two assumptions hold for Deep SubMicron (DSM) circuits?**

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
33

## IC Technology




SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
34

## Features Smaller than Wavelengths

Source:  
 Raul Camposano,  
 Synopsys




SoC Design - ICS, Fall 2010  
 November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
 35



## Optical Proximity Correction (OPC)



SoC Design - ICS, Fall 2010  
 November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
 36



## Defects in DSM Technologies

- Experiments on real chips (e.g., Stanford University)
  - Stuck-at tests do not detect some defects unless they are applied at speed
- Resistive opens comprise the bulk of test escapes in one production line
  - Likely in **copper interconnect** – **cause delay faults**
- Delay faults identified as the cause of most test escapes on another line
  - Speed differences of up to a **factor of 1.5 can exist between fast and slow devices** - problems with **“speed binning”**

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham


SoC Manufacturing Test

39

Increasing possibility of shorts and crosstalk

## Effects on Chip?

- Change in delays of paths
- Effects could be distributed across paths



At-speed functional tests better for delay defects

**Solution:**

**At-Speed tests**


**Tester Cost**

**Applied “Native Mode”?**

**Can use low-cost testers**

## Native-Mode Built-In Self Test

- Functional capabilities of processors can be used to replace BIST hardware – **(UT research, published in ITC 1998)**
- Application to self-test of processors at Intel – **FRITS method applied to Pentium 4, Itanium (Published in ITC 2002)**



**Hardware for MISR**

## Software implementation of MISR

```
for each data value  $D_i$  {  
  Shift_Right_Through_Carry(S);  
  if (Carry) { S = XOR(S, polynomial) }  
  S = XOR(S,  $D_i$ )  
}
```

## Native-Mode Self Test for Processors

- Random instructions can be run from cache and results compressed into a signature
- Implementation in Intel FRITS system showed benefits for real chips (Pentium 4, Itanium)
- Technique can be used for self-test of an embedded processor in a System-on-Chip
- Is it possible to now use this processing capability to test other modules (digital, analog/mixed-signal and RF) on the SoC?
  - First, can the processor test be improved to detect realistic defects, e.g., small delays?

## Are Random Tests Sufficient?


- Intel implementation involved code in the cache which generated random instruction sequences
- Interest in generating instructions targeting faults
- Possible to generate instruction sequences which will test for an internal stuck-at fault in a module (Gurumurthy, Vasudevan and Abraham, ITC 2006)
- In order to deal with defects in DSM technologies, need to target small delay defects
- Recent work: automatically generate instruction sequences which will target small delay defects in an internal module (Gurumurthy, Vemu, Abraham and Saab, European Test Symposium (ETS) 2007)

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
43

## Hierarchical approach to instruction mapping



SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

44

### Instruction mapping using bounded model checking

- Uses symbolic model verifier's (SMV) bounded model checking option (BMC)
  - Provides verification result up to a given bound
  - Accepts properties written in linear temporal logic (LTL)
  - Generates a counterexample if property fails
- Expresses the controllability and observability constraints in LTL
- Extracts instruction sequence from the counterexample

### Application to stuck-at faults

- Used a commercial ATPG engine at the module level
- Mapped sequences generated by the ATPG engine
- No feedback
  - No additional effort if the sequence generated for a fault is not mappable
- Targeted hard-to-detect faults with this approach
- Able to achieve 82% fault coverage
  - Up from 68% through random instructions

## Test for Small Delay Defects


- Weighted random instructions will give good coverage for hard defects
- Need to test **paths** in the circuit to detect small delay defects
- However, the number of paths in a circuit can be exponential in the number of nodes
- Solution: **test the longest path through every node**
  - This will detect the smallest possible delay increase which will cause the circuit to fail
- Total number of tests linear in number of nodes

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
47

## Automatic Generation of Instruction Sequences for Small Delay Defects



Phase 1: all paths  
above delay threshold


Phase 2: longest paths  
through all nodes  
Delay-Based ATPG:  
generate "TRUE"  
paths above given  
delay threshold

Functional mapping:  
use verification engine

Feedback: heuristics to  
speed up search



## Functional Mapping - Illustrated



```

L1 #define legal (insn_input == `add) || (insn_input == `sub)
L2 if ('legal&&(m==0)&&(o==0)&&(p==0)&&(q==0)) begin
L3   prop = 1;
L4   wait(1);
L5   if ('legal&&(m==1)&&(o==1)&&(p==0)&&(q==1))begin
L6     prop = 0;
L7     wait(1);
L8     `All_outputs_equal;
L9   end
L10 end
    
```

Opcode Constraints

insn\_input == `add  
OR insn\_input ==  
`sub

Path excitation  
constraints

m → rising  
o → rising  
q → rising

Robustness  
constraints


p is stable zero

*Lines L2 and L5 hold these constraints (Antecedent of the property)*

## Functional mapping - Illustrated

```

L1 #define legal (insn_input == `add) || (insn_input == `sub)
L2 if ('legal&&(m==0)&&(o==0)&&(p==0)&&(q==0)) begin
L3   prop = 1;
L4   wait(1);
L5   if ('legal&&(m==1)&&(o==1)&&(p==0)&&(q==1))begin
L6     prop = 0;
L7     wait(1);
L8     `All_outputs_equal;
L9   end
L10 end
    
```



Observability constraints based on Boolean difference

- Model transformed to generate fault shadow logic
- Faulty value propagated through fault shadow logic
- 'prop' signal introduced to make sure faulty value is propagated only when path is excited
- Assertion expresses that outputs in original and fault shadow logic are always equal

## Functional mapping - Illustrated

- Transformed model and property given to BMC
- Counterexample, if produced, satisfies the excitation, controllability and robustness constraints
- Fails the assertion → some output is different between faulty and correct logic
- Values for 'insn\_input' in counterexample trace gives the required instruction sequence

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

51

## Feedback

- Many paths generated by DATPG are not functionally feasible
- Many non-functional paths have a common non-functional sub-path
- Process of identifying the maximal non-functional sub-path in a given path is time consuming -  $O(n^2)$  iterations needed
- Fact - first few nodes in consecutive paths produced by DATPG are generally the same

```
Find_subpath(path,N) {  
  //Get sub-path starting at input half  
  //the size of current sub-path  
  subpath = getsubpath(N/2);  
  if (functionally_controllable(subpath) {  
    return N;  
  } else {  
    Find_subpath(N/2);  
  }  
}
```

→ Gives a non-functional sub-path in  $O(\log n)$  iterations

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

52

## Experimental setup

- OR1200
  - Open source RISC processor
  - 5 stage pipeline
  - Source code and documentation available from [www.opencores.org](http://www.opencores.org)
  - Synthesized using TSMC's 0.18u Artisan technology

No. of instructions in OR1200 ISA	92
No. of combinational	15878
No. of sequential elements	1594

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

53

## Results

Phase1: Threshold 80% of clock

Paths	Yes	No	Timed out
27424	15118	12106	200

N → Node coverage efficiency

Percentage of nodes for which mapping produced a test or rejected all paths given by DATPG

Phase2: Results for some modules

Yes – *Functionally feasible*

– *Not functionally feasible*

Module	Yes	No	Rejected Sub-paths	N(%)
ctrl	1826	29191	68087	91
alu	1427	16985	2716	100
lsu	970	4077	3744	100
wbmux	1146	2285	2118	100

N	96%
Average mapping time	18.85secs

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

54

## Testing Cores in System

**Example random pattern generator:**  
 $X_n = X_{n-24} + X_{n-55} \pmod{m}$   
 (Lagged Fibonacci sequence)

**Primitive polynomial:**  
 $X^{55} + X^{24} + 1$

**Period:**  $2^{(32-1)} \cdot (2^{55} - 1)$

**Source/Sink: Embedded Processor**  
**Test access mechanism: System/Peripheral Bus**  
**Test Access Interface (TAI): Core test wrapper**

SoC Design - ICS, Fall 2010      J. A. Abraham      SoC Manufacturing Test  
November 13, 2010      55

## Test Access Mechanisms for SoC Test

- Non-functional access
  - Uses a kind of access to core not allowed during the normal functional operation
  - Generally based on scan chains or other design for test (DFT) structures
  - Can also use the embedded processor as the test source/sink → Needs wrappers around the core under test
- Functional access
  - Embedded processor is the test source/sink → *No DFT structures or wrappers around the cores*

## Non-functional TAMs

- Boundary scan based
  - Uses the JTAG/boundary scan mechanism to load/capture the tests
  - Slow since the access is serial
- Direct access based
  - Direct access to core test pins given through external pins
  - Faster
  - High overhead to route the access pins and also multiple pins required

57


## Functional TAMs for Testing Cores

- Software-Based Self Test: Use the intelligence of the embedded processor to test the SOC
- At-speed tests are possible
- Cores in the SOC can be of three kinds
  1. White box -- internals visible, structure changeable
  2. Grey box – all the internals visible, but structure of the core cannot be changed
  3. Black box – no internals visible, no change can be made on the core
- Any methodology for testing black box cores should not depend on knowledge of the core's internals

58

## Approach to Testing Cores

- Uses functional TAM
- Uses pre-existing vectors
- Generates software to be loaded on to the embedded processor



- Gurumurthy, Sambamurthy and Abraham, Int'l Test Synthesis Workshop (ITSW) 2008

## Pre-Existing Vectors

- If using a core bought from vendor
  - Vectors might also be provided by the vendor
- Reusing a core
  - Vectors from the previous use
- Newly designed core
  - Validation vectors
- Only constraint: these vectors must be functional test patterns for the core

60

## Reverse Driver

- Parses the vector sequence to generate the data set to be sent to the core being tested
- Is specific to each core – as many as the number of driver programs
- Only overhead involved
- Generates the output in a format readable by the driver program

61

## Reverse Driver – Illustration

- Peripheral core communicating with external environment (send/receive 32-bit data)
- Five 8-bit registers addresses 0 – 4
  - Register 0 – Control
  - Registers 1 to 4 – Data

Address	Data
0x00	0x07
0x01	0x54
0x02	0xDF
0x03	0x71
0x04	0x78

Reverse  
Driver →

Send at speed rate  
1  
Data  
0x0754DF7178

62

## Software Generation

- Use the driver program associated with each core being tested
- Driver programs
  - Software code that actually talks with the non-processor cores
  - Know about the bus protocol
  - Generally able to take in the data to be sent to the core or read back data from the core
  - Developed as part of designing the SOC

63

## Coverage Measurement

- Simulate the SOC using the software generated
  - Platform used SOC validation can be used
- Monitor the core boundaries to capture the pin data
- Fault simulate the core with the captured data

64



## Experimental Setup

- Implemented a SOC containing ARM core, AES cryptographic core and a Wishbone bus interface (Verilog)
- AES 128-bit data/key encryption/decryption from [www.opencores.org](http://www.opencores.org)

Validation vectors:  
Set of random values encrypted and decrypted

The diagram illustrates the experimental setup. A red square labeled 'ARM Core' is connected to a vertical green double-headed arrow labeled 'Wishbone Bus'. The bus is connected to a blue rectangle labeled 'Memory' and an orange circle labeled 'AES Core'.

65

## Experiment Results



Details about the synthesized AES core

No. of inputs	69
No. of outputs	33
No. of sequential elements	9225
No. of combinational elements	1119
No. of stuck-at faults	64070

Results

	Size (bytes)	Fault coverage	Original coverage	No. of cycles	Original cycles
Test1	7808	90.01	90.26	6700	6373
Test2	9128	90.15	90.35	7816	7435
Test3	10432	90.20	90.44	8932	8496

66



## Testing Mixed-Signal SoCs

- Analog test issues
- Analog test bus
- “Alternate” tests
- System-level Built-In Self Test
- Testers and test application

## Testing Analog/Mixed-Signal/RF Circuits

- Have to deal with continuous signals
  - ***Customers want a guarantee of specifications***
  - ***A defect may or may not affect the desired behavior of a chip***
  - ***Tests are for the specifications, not for defects***
  - ***Similar trend in digital: testing for distributed path delays***
  - ***Test costs are very high if every specification has to be tested***
- “Alternate Tests”***

## Analog Test Bus (IEEE 1149.4)

- PROs:
  - Usable with digital JTAG boundary scan
  - Adds analog testability – both controllability and observability
  - Eliminates large area needed for analog test points
- CONs:
  - May have a 5% measurement error
  - C-switch sampling devices couple all probe points capacitively, even with test bus off – requires more elaborate (larger) switches
  - Stringent limit on how far data can move through the bus before it must be digitized to retain accuracy

Source: Bushnell and Agrawal


SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
71

## Analog Test Bus Diagram

Source: Bushnell  
and Agrawal



SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
72

### Typical Mixed-Signal Test Program

- Open-Shorts
  - Detected wirebond and packaging issues
- Leakage - Test Input and Tri-State pads
- DC Levels - Vol, Voh, Vih, Vil of pads
- Digital Tests: SCAN Tests, Memory, Functional Test (@ speed, high speed IO)
- Current tests – Dynamic, Special Modes, Standby, Iddq
- Mixed-Signal Test
  - PLL, DAC, ADC, OpAmps, Filters, References, Mixers
  - Gain Stages, Impedance Match, PA, LNA . . .

SoC Design - ICS, Fall 2010  
November 13, 2010


J. A. Abraham

SoC Manufacturing Test

73

### Example Device

- Cell-Phone Handset Baseband IC
  - Digital
    - Flash, SRAM, Keypad, LCD, SIM Card, PC & LED interfaces
    - RISC Controller, DSP, Hardware Co-processors
    - Embedded SRAM
    - Embedded ROM
    - Transceiver and Power Management Control
  - Control DAC/ADC
    - PA, Transceiver
  - Voice CODEC
  - Baseband DAC, ADC
  - PLL
  - Timer
  - Voltage References



SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test


74

## Single Site Test Program

- Tester: Teradyne Catalyst
- Capital Cost: \$2.3 million
- Test Times: 10 Seconds
  - Test time profile:
    - **DAC/ADCs:** 35%
    - **Digital & Memory** 30%
    - **Idd** 17%
    - **Leakage & O/S:** 8%
    - **Reference tests:** 5%
    - **PLL:** 3%
    - **Test overhead:** 2%

## Multi-Site Test

- Multi-Site Test – testing more than 1 device at a time
- Parallel Tests – testing of multiple devices simultaneously
  - Assumes no resource limitations
- Serial Tests – testing executed one site at a time because of resource limitations



### Multisite Mixed-Signal Testing

- Multi-site Functional, Scan, Memory, leakage & continuity test efficiencies are typically high: 85-98%
  - Resource per-pin / site
    - Per Pin PMU - leakage & continuity
    - Functional pattern memory behind each pin
    - SCAN Capability, Memory Test Option (per site)]
- Mixed-Signal efficiencies are typically driven by resource constraints
  - dedicated vs. shared instruments
  - which drive parallel vs. serial execution


## Multi-Site Tester

- A single site tester
  - High Resolution AWG & Digitizer
  - Time Jitter Digitizer
  - High Bandwidth AWG & Digitizer
  - DMM
  - Digital Pins with PMU Memory
- Instrument requirements for quad site Parallel Testing
  - 4x if each resource is not shared
  - Costly purpose build tester, with instruments shared

Test Coverage  
Voice Codec  
GP DACs & ADCs  
PLL  
BB codec  
References  
Digital & Memory  
Leakage & OS


## Multi-Site Test Program

### BB Device



Test Time Profile	%TT	case 1	case 2
– DAC/ADCs:	35%	shared	dedicated
– Digital & memory	30%	dedicated	dedicated
– Idd:	17%	dedicated	dedicated
– Leakage & O/S:	8%	dedicated	dedicated
– Reference tests:	5%	shared	shared
– PLL:	3%	shared	shared
– Test overhead:	2%	shared	shared





## Parallel Test

### Cell Phone SOC (different device)

	Multi-Site Efficiency	Tester Cost	Ratio
Single site	1.00	1.00	1
Dual site non-shared	1.73	1.32	1.3
Qual site non-shared	3.00	2.16	1.4

Multi-Site efficiency goes up faster than tester cost.

SoC Design - ICS, Fall 2010  
November 13, 2010
J. A. Abraham
SoC Manufacturing Test  
82

## Hard Drive Read Channel Device

Typical device: DAC & ADC, AGC, Filters, Thermal Sensor, OpAmps, ROM, PLL, Digital Signal Processing, Small Memory

# Sites	Catalyst	Efficiency	Tiger	Efficiency
Single	3.19 sec	--	2.59 sec	--
Dual	3.86 sec	79.1%	2.99 sec	84.7%
Triple	4.53 sec	79.0%	3.40 sec	84.5%
Quad	5.18 sec	79.2%	3.80 sec	84.5%

Digital test: 169ms single site - Catalyst  
 Leakage test: 128ms single site - Catalyst  
 Idd test: 60ms single site - Catalyst  
 Signal Processing Overhead: 291ms single site - Catalyst

All other test mixed-signal in nature

## Pipeline Test Example

Site 1	O/S -PE	LKG -PE	Func -PE	PLL -TJD	DAC -Dig	ADC -AWG	Codec -LFAC
Site 2	O/S -PE	LKG -PE	Func -PE	Codec -LFAC	PLL -TJD	DAC -Dig	ADC -AWG
Site 3	O/S -PE	LKG -PE	Func -PE	ADC -AWG	Codec -LFAC	PLL -TJD	DAC -Dig
Site 4	O/S -PE	LKG -PE	Func -PE	DAC -Dig	ADC -AWG	Codec -LFAC	PLL -TJD

## Concurrent Test

(Device Parallelism)

- Maximize number of functional blocks tested simultaneously on a single die.

**BBIC**

SoC Design - ICS, Fall 2010  
November 13, 2010
J. A. Abraham
SoC Manufacturing Test  
85

## Concurrent Test


Serialized Testing

**Concurrent Testing**

- Typical test time savings: 30-40%
  - Test scheduling not optimum
  - Signal Processing Overhead can't be pipelined
  - Sequencer limitations

SoC Design - ICS, Fall 2010  
November 13, 2010
J. A. Abraham
SoC Manufacturing Test  
86

## Nonlinear Fault Effects Are Complex



Source: Chatterjee

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
87

## How do we define a failure?

ANY COMBINATION OF  
CIRCUIT/PROCESS PARAMETERS  
THAT CAUSES ONE OR MORE OF  
THE CIRCUITS SPECIFICATIONS TO  
BE VIOLATED IS DEFINED TO BE A  
FAILURE

SoC Design - ICS, Fall 2010  
November 13, 2010


J. A. Abraham

SoC Manufacturing Test  
88

# Conventional Serial Testing

PARAMETER	CONDITION	OPERATE, U		OPERATE, UK			
		MIN	TYP	MAX	MIN	TYP	MAX
OPERATIONAL VOLTAGE	$V_{DD}$	1.8	2.0	2.0	2.5	2.5	3.0
OPERATIONAL CURRENT	$I_{DD}$	100	150	150	200	200	300
OPERATIONAL TEMPERATURE	$T_{amb}$	-40	0	0	85	85	125
OPERATIONAL FREQUENCY	$f_{clk}$	0	100	100	200	200	300
OPERATIONAL POWER	$P_{tot}$	0.1	0.2	0.2	0.5	0.5	1.0
OPERATIONAL VOLTAGE RANGE	$V_{DD}$	1.8	2.0	2.0	2.5	2.5	3.0
OPERATIONAL CURRENT RANGE	$I_{DD}$	100	150	150	200	200	300
OPERATIONAL TEMPERATURE RANGE	$T_{amb}$	-40	0	0	85	85	125
OPERATIONAL FREQUENCY RANGE	$f_{clk}$	0	100	100	200	200	300
OPERATIONAL POWER RANGE	$P_{tot}$	0.1	0.2	0.2	0.5	0.5	1.0
OPERATIONAL VOLTAGE RANGE (MIN)	$V_{DD}$	1.8	2.0	2.0	2.5	2.5	3.0
OPERATIONAL VOLTAGE RANGE (MAX)	$V_{DD}$	1.8	2.0	2.0	2.5	2.5	3.0
OPERATIONAL CURRENT RANGE (MIN)	$I_{DD}$	100	150	150	200	200	300
OPERATIONAL CURRENT RANGE (MAX)	$I_{DD}$	100	150	150	200	200	300
OPERATIONAL TEMPERATURE RANGE (MIN)	$T_{amb}$	-40	0	0	85	85	125
OPERATIONAL TEMPERATURE RANGE (MAX)	$T_{amb}$	-40	0	0	85	85	125
OPERATIONAL FREQUENCY RANGE (MIN)	$f_{clk}$	0	100	100	200	200	300
OPERATIONAL FREQUENCY RANGE (MAX)	$f_{clk}$	0	100	100	200	200	300
OPERATIONAL POWER RANGE (MIN)	$P_{tot}$	0.1	0.2	0.2	0.5	0.5	1.0
OPERATIONAL POWER RANGE (MAX)	$P_{tot}$	0.1	0.2	0.2	0.5	0.5	1.0

Datasheet



Source: Chatterjee **Serial Test Process**

# New Alternate Test Approach

Replace

Expensive specification tests, fully or partially

With

Low-cost, easy-to-perform alternate tests


Such that

No yield loss

Same coverage as specification tests

Source: Chatterjee

## Benefit: Eliminate Test Bottleneck




Source: Chatterjee

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
91

## “Alternate Tests”





**Mapping between measurement and specification spaces is derived using regression (MARS)**



**Source: Chatterjee**

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham


SoC Manufacturing Test  
92








## Application 1 : LM7101



Test Configuration



Signature Test Waveforms

**4X test time reduction**


Source: Chatterjee

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
97

## Concurrent Signature Test: Performance





Source: Chatterjee

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
98

## Application 2: Precision Opamp



**>3X test time reduction**



Source: Chatterjee

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
99

## Comparison with standard tests



Source: Chatterjee

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
100

## RF System Specifications

- Transmitter
  - System Gain, Gain Flatness, System IIP3, System NF, ACPR, Dynamic range, Modulation quality (Spectral mask), PA switching
- Receiver
  - System Gain, System IIP3, System NF, LO Stability, Sensitivity, BER/FER, EVM

Source: Chatterjee


SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
101

## Test setup : Gain and IIP3

- Gain test setup
  - Single tone input
  - Gain =  $20\log_{10}(A/a)$  dB
- IIP3 test setup
  - Two tone test
  - $IIP3 = a\sqrt{(A/b)}$
  - Non-linearity test for amplifiers, mixers
  - Also measured for complete systems



Source: Chatterjee




SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
102

## Test setup: Noise Figure

- SNR measurement
  - Signal to noise ratio
- Noise Figure =  $SNR_{in}/SNR_{out}$
- Measure of noise added by the DUT



Source: Chatterjee


SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
103

## Other Specifications

- Conversion Gain (CG)
  - $CG = (IF\ o/p\ power) / (RF\ I/p\ power)$  dB
- LO Rejection
  - Isolation of LO signal to IF output
- Phase noise
  - Measure of PSD
  - Measured in dBc/Hz (ratio w.r.t. carrier/BW)



Source: Chatterjee


SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

Test  
104

## Transmitter Specifications

- **Adjacent Channel Power Ratio (ACPR)**
  - Amount of energy spilled to adjacent bands
  - Non-linearity measure of transmitter
- **Dynamic Range**
  - Range of power within which transmitter operates reliably
- **Gain Flatness**
- **Modulation Quality**
  - The spectral shape of the modulated signal



Source: Chatterjee

SoC Design - ICS, Fall 2010  
November 13, 2010


J. A. Abraham

SoC Manufacturing Test  
105

## Receiver Specifications

- **LO Stability**
  - Stability of LO frequency w.r.t. time and environment
- **Sensitivity**
  - Minimum signal level that the system can detect with acceptable SNR
- **BER/FER**
  - Error in received bits/frames
- **Error Vector Magnitude**
  - Quality of modulation
  - Denoted in %

Source: Chatterjee





SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
106

## Loopback-Based Self-Test

- Test several blocks at the same time using loopback
  - Measure the combined performance of path
- Advantages
  - Reduced test time
  - No performance degradation from insertion of test points
- Limitations
  - Combined response of non-functionally related paths
    - Distortion and noise of signal paths are additive
    - Fault masking
    - Misclassification
- *Need to extract performance parameters of individual signal paths*




SoC Design - ICS, Fall 2010  
November 13, 2010

SoC Manufacturing Test  
107

## Loopback + DFT Scheme

- Provide dynamic performance parameters of individual signal paths
  - Avoid yield loss due to fault masking
- *DFT circuitry on loadboard or on chip*
  - Implement analog filter and adder as DFT circuitry
    - Reduce silicon cost with minimal pin count (2 dedicated pins)
    - Compatible with existing loopback scheme
  - Characterize harmonic distortion and noise parameters



SoC Design - ICS, Fall 2010  
November 13, 2010

SoC Manufacturing Test  
108

## Performance Parameter Extraction

- Loopback response: sum of input/output channel performance
  - Loopback = performance (DAC) + performance (ADC)
- Excite ADC channel with unknown input (output of DAC)
  - Scaled by known filter magnitude response – by different scaling factors
  - Analyze correlation between the obtained loopback responses
    - Loopback I = scaling factor  $\alpha$  \* performance (DAC) + performance (ADC)
    - Loopback II = scaling factor  $\beta$  \* performance (DAC) + performance (ADC)

SoC Design - ICS, Fall 2010  
November 13, 2010 SoC Manufacturing Test  
109

## Validation: Hardware Measurements

- Broadband modem IC
  - Tx/Rx data rates upto 80MSPS
- Programmable 3-pole filter
  - Bypassed in normal mode
- Faults injected by
  - Reconfiguring Tx/Rx gain
  - Sweeping power supplies and input amplitude

	Prediction Errors	
	DAC channel	ADC channel
SNR	0.32dB	1.35dB
THD	0.31dB	0.63dB
SINAD	0.25dB	0.94dB

**(a) DAC channel**

**(b) ADC channel**

SoC Design - ICS, Fall 2010  
November 13, 2010 SoC Manufacturing Test  
110

## RF Built-In Test using Amplitude Detectors

- Alternate test methodology
- High input impedance (7.6KOhm@1GHz) for detector
- **Detector output mapped to RF circuit specifications**
- Low frequency output signal (sampling frequency of 10MHz for mixer test, DC for amplifier test)
- Strong correlations with RF circuit parameters

SoC Design, Fall 2007  
Nov. 12, 2007

SoC Manufacturing Test  
111

## Die Photo of 940 Mhz Transceiver (UMC 0.18 $\mu$ CMOS)

**10 MHz output from sensors used to predict specifications**



SoC Design, Fall 2007  
Nov. 12, 2007

SoC Manufacturing Test  
112



## Measurement Setup

- Agilent E8257D Signal Generator
- Agilent E4448A Spectrum Analyzer
- Tektronix DPO 7104 Digital Oscilloscope




- Many tuning knobs designed
- Almost every bias point can be adjusted to simulate real case chip variations (mismatch, supply drop etc.).

SoC Design, Fall 2007  
Nov. 12, 2007

SoC Manufacturing Test  
113

## Test Procedure: Input Signal

- Two tone signal of 939.9MHz and 940.1MHz at -10dBm





- Tone signal selection is not limited to these values
- Depends on chip applications and specifications to be tested

SoC Design, Fall 2007  
Nov. 12, 2007

SoC Manufacturing Test  
114

## Measurement Results: LNA in RX



	LNA Gain	LNA IIP3
RMS Error	0.09 dB	0.15 dBm
Relative Error	4.8%	4.4%



$$RMS_{error} = \sqrt{\frac{1}{N} \sum (P_{true} - P_{estimated})^2}$$

$$Relative_{error} = \frac{RMS_{error}}{Variation\ Range}$$

SoC Design, Fall 2007  
Nov. 12, 2007

SoC Manufacturing Test  
115


## Measurements Results: Up Mixer in TX



	Mixer Gain	Mixer TOI
RMS Error	0.09 dB	0.61 dBm
Relative Error	6.3%	5.9%

SoC Design, Fall 2007  
Nov. 12, 2007

SoC Manufacturing Test  
116



## Testing Non-Electrical Modules – MEMS

- Develop new ways of characterizing and testing MicroElectroMechanical (MEM) systems
  - Use gravity to provide mechanical input
- Reduce test time and cost by using electrical tests to characterize and test mechanical subsystem
  - Correlate electrical and mechanical tests
- Develop and validate approach with measurements on commercial MEM accelerometer

## Target Accelerometer


- Analog Devices ADXL204
- Dual-axis
- Full scale reading of  $\pm 1.7\text{ g}$ ,  $0\text{g} \Rightarrow 1.65\text{V}$
- Saturates beyond full scale – non-linear response
- MEM Capacitive Transducer

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
119

## Capacitor Plates




- Distance between capacitive plates varies with acceleration
- $C$  varies with  $1/d$

Source: ADXL204 Product Manual, Analog Devices Inc.

SoC Design - ICS, Fall 2010  
November 13, 2010


J. A. Abraham

SoC Manufacturing Test  
120



## Accelerometer Function

- Simple first-order model
- Variation in plate spacing due to displacement,  $d$  (caused by an applied acceleration), produces a voltage on output pin
- $\delta V / d$



## Conventional Mechanical Stimulus

- “Shaker”: standardized acceleration generator
  - Compare output voltage with expected value from standard acceleration
  - Expensive
- Turn-table: centrifugal force
  - Centrifugal acceleration from rotation
  - Also expensive


SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
123

## Our Mechanical Stimulus

- Uses fact that the DUT is a dual axis device
- Tilt device to change acceleration due to gravity ( $g=9.81\text{m/s}^2$ ) on different axes
  - 1.65 V when horizontal



SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
124

## Methodology


- Measure  $V_x$  and  $V_y$  for  $\theta_x=0^\circ$ ,  $\theta_y=0^\circ$
- Change the orientation of the DUT physically, imparting a gravitational acceleration component on it
- $g_{x\_eff} = g(\sin\theta_x + \cos\theta_x)$
- $g_{y\_eff} = g(\sin\theta_y + \cos\theta_y)$
- Obtain marker points and interpolate to obtain a curve

SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
125

## Mechanical System Calibration




SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
126

## Error in Mechanical Stimulus



SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
127

## Calibration using Electrical Test

- Unit has test input pin connected to capacitor elements
- Applied electrical signal produces electrostatic force, producing displacement
- Resulting change in output voltage
- Measurements of result of input step
  - 10,000 runs for each DUT
  - National Instruments platform


SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
128



## Averaged Results of Input Step




SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
129

## Test Input versus Angular Tilt



SoC Design - ICS, Fall 2010  
November 13, 2010

J. A. Abraham

SoC Manufacturing Test  
130

## Electrical vs. Mechanical Tests

