 |
Reducing a BDD |
|
Hardware Verification
- Application of formal techniques to chip designs
|
Slide 13 of
30 |