5. Finite Automata and Temporal Logic

Jacob Abraham

Department of Electrical and Computer Engineering The University of Texas at Austin

> Verification of Digital Systems Spring 2020

> > February 6, 2020

5. Finite Automata and Temporal Log

ob Abraham, February 6, 2020 1 / 61

Designs with Memory Elements

ECE Department, University of Texas at Au

- At a particular point in time the states of memory elements form a *PRESENT STATE* of the sequential circuit
- Any *INPUT* stimulus can change the status of some of the memory elements. This new status is called the *NEXT STATE*
- Different inputs may cause the PRESENT STATE to respond differently, to become different NEXT STATES; and associated with these responses, different *OUTPUTS*
- The change of states and production of outputs corresponding to a set of inputs is *consistent* and is *predictable*
- The sequential circuit of this kind is referred to as a *Finite State Machine (FSM)*

Fundamentals of FSMs will be illustrated using simple examples in the following slides

It is very important to note that only simple FSMs can be verified by enumerating all the states; techniques for analyzing large FSMs without explicit enumeration of the states will be discussed later ECE Department, University of Texas at Austin Lecture 5. Finite Automata and Temporal Logic Jacob Abraham, February 6, 202



Example of a Finite-State Machine One implementation (state assignment) using two D-flip-flops One input, one output, q_{1a} q_{2a} А 0 0 four states В 1 0 0 1 С 0 1 А A,0 B,0 D 1 1 В C,0 D,1 Output function for circuit (C_a) is С B,0 A,0 $z_a = Z_a(x, q_{1a}, q_{2a}) = xq_{2a} + q_{1a}q_{2a}$ D D,1 B,1 The next state functions are $Q_{1a} = N_1^a(x, q_{1a}, q_{2a}) = \bar{q}_{1a}q_{2a} + \bar{x}q_{2a}$ $Q_{2a} = N_2^a(x, q_{1a}, q_{2a}) = \bar{x}q_{1a} + x\bar{q}_{1a} + xq_{2a}$

A different state assignment (flip-flop encodings to symbolic states) would result in a different implementation of the same FSM

For example, another implementation could use four D-flops (with a *one-hot* assignment), resulting in different hardware

Jacob Abraham, February 6, 2020 3 / 61

Lecture 5. Finite Automata and Temporal Log

ECE Department, University of Texas at Austin



ECE Department, University of Texas at Aus



Jacob Abraham, February 6, 2020 4 / 61

Equivalent States in Two FSMs

ECE Department, University of Texas at Austin

q_{1a}	q_{2a}	q_{1b}	q_{2b}	state of C_a	state of C_b
0	0	1	1	A	А
1	0	0	1	С	C
0	1	0	0	В	В
1	1	1	0	D	D



Jacob Abraham, February 6, 2020 6 / 61



Formal Definition of FSM

ECE Department, University of Texas at Austin

- A Finite-State Machine (FSM) is a 5-tuple $(S, I, O, \delta, \theta)$, where
- \boldsymbol{S} finite set of States
- *I* finite set of *Inputs*

ECE Department, University of Texas at Austin

- O finite set of Outputs
- δ Next-State Function, $\delta: S \times I \rightarrow S$
- θ Output Function, $\theta: S \times I \rightarrow O$

In verification, it is common to specify a set of *Initial States* (in contrast with manufacturing test, where a fault should ideally be detected when the FSM starts from an arbitrary state) – Why?

Jacob Abraham, February 6, 2020 9 / 61

Finite Automata

A finite deterministic automaton \mathcal{M} is a 6-tuple $\mathcal{M} := (Q, \Sigma, \Delta, \delta, \lambda, q^0)$, where Q is the finite set of states Σ is the input alphabet Δ is the output alphabet δ is the transition function, $\delta : Q \times \Sigma \to Q$ λ is the output function, $\lambda : Q \times \Sigma \to \Delta$ q^0 is the initial state

Two states q and q' are *equivalent*, $q \sim q' : \iff \forall a, a \in \Sigma . \lambda(q, a) = \lambda(q', a) . \delta(q, a) \sim \delta'(q', a)$

Two automata are equivalent if their initial states are equivalent

The product automaton of two automata are the state pairs of both, and a transition between two state pairs is only possible if the components make a corresponding transition to the respective states of the target pair with the same input

Finite State Acceptor

ECE Department. University of Texas at Austin

Acceptors determine if a given input sequence has a certain property

The set of all input sequences which satisfy a given property is called the accepted language

A deterministic finite acceptor (DFA) \mathcal{M}^a is a 5-tuple $\mathcal{M}^a := (Q, \Sigma, \delta, q^0, F)$, where

Q is the finite set of states

 Σ is the input alphabet

ECE Department, University of Texas at Austin

 δ is the state transition function, $\delta:Q\times\Sigma\to Q,\,q^0$ is the initial state

 $F \subseteq Q$ is the set of final (accepting) states

A finite sequence \vec{a} is accepted by \mathcal{M}^a if $\delta^*(q^0,\vec{a})\in F$

Automata for Infinite Sequences

Have to change the notion of final states in order to deal with infinite sequences

If a Finite Automaton accepts arbitrarily long strings (called an ω automaton), there must be a substring that can be repeated ("pumping lemma")

An automaton can accept an infinite input sequence exactly when there is a resulting path on which an accepting state occurs infinitely often

Example, a Büchi automaton accepts infinite sequences (ω regular languages)

Other automata:

Müller auotmata Streett automata Rabin automata

Kripke Structures

ECE Department, University of Texas at Austin

- A nondeterministic FSM representing the behavior of a system
- A graph whose nodes represent the reachable states of the system and whose edges represent state transitions
- A labeling function maps each node to a set of properties that hold in the corresponding state
- Temporal logics are traditionally interpreted in terms of Kripke structures

Jacob Abraham, February 6, 2020 13 / 61

Let $\ensuremath{\mathcal{P}}$ be a set of atomic propositions.

- A Kripke (or temporal) structure M := (S, I, R, L) consists of
- 1. A finite set of states, S
- 2. A set of initial states, $I \subseteq S$
- 3. A transition relation $R \subseteq S \times S$, with

ECE Department, University of Texas at Austin Lecture 5. Finite Automata and Temporal Logic

- $\forall s \in S \ \exists s' \in S \ . \ (s, s') \in R$ (i.e., R is total)
- 4. A labeling (or interpretation) function $L: S \to 2^{\mathcal{P}}$



This can be encoded as a BDD (or other function representation)

Equivalent States

ECE Department, University of Texas at Austin

ECE Department, University of Texas at Aust

- States S_i and S_j are equivalent *iff* every possible input sequence causes the machine to produce the same output sequence when the initial state is S_i as it does when the initial state S_j
- A machine in which no two states are equivalent is a reduced machine
- Two states are k-distinguishable *iff* there exists an input sequence of length k that yields one output sequence when the machine is started in one state, and a different output sequence when it is started in the other state
- States that are not distinguishable by any experiment of length k or less are called k-equivalent

b Abraham, February 6, 2020 14 / 61

Jacob Abraham, February 6, 2020 15 / 61





Acceptance and Recognition

- FSMs can be viewed as devices for classifying or transforming input sequences
- If a machine is supplied with an arbitrarily long input sequence, the output sequence must ultimately become periodic
 - This property is useful only for small FSMs (such as small controllers)
- One means of classifying FSMs involves the last symbol in the output sequence that results from a given input sequence
 - If, in conjunction with the last input symbol, the machines produces a specific output symbol (generally take as a "1"), it is said to have accepted the given input sequence
- The set composed of all sequences that are accepted by a given machine is called the set that is recognized by the machine
- If a machine only has output symbols 0 and 1, specifying the recognized set is equivalent to specifying the input-output transformation that it performs

Abraham, February 6, 2020 18 / 61

b Abraham, February 6, 2020 19 / 61

Mealy and Moore Machines

ECE Department, University of Texas at Austin Lecture 5. Finite Automata and Te

Machines in which the outputs depend on the transitions are called Mealy machines

If outputs can be associated only with states (i.e., all transitions entering a state are assigned the same output value), the machine is called a Moore machine



Mealy machines can be transformed into Moore machines by splitting states that do not have the same output value assigned to all the incoming transitions ECE Department, University of Texas at Austin





Example: Design a Machine from Specifications

Machine which accepts an input sequence iff that sequence ends in either the subsequence 0101 or the subsequence 110



Derive design from specifications



Sequences Relating to FSMs



- A sequence X is a Homing Sequence iff knowing the output sequence produced in response to X is always sufficient to uniquely determine the final state
- A Distinguishing Sequence is one which will produce a different output sequence for each initial state
- Given an upper bound on the number of states in a machine, an experiment which determines whether the machine corresponds to a given state description (specification) is called a Checking Experiment

Jacob Abraham, February 6, 2020 25 / 61

- Used also to test for faults in machines
- First studied by Moore in 1956

ECE Department, University of Texas at Austin

Regular Expressions and Sets

ECE Department, University of Texas at Austi

ECE Department, University of Texas at Austin

- Let $A = \{\sigma_1, \ldots, \sigma_k\}$ be a finite set of symbols. Then
- (a) Each of the expressions $\sigma_1, \ldots, \sigma_k$ is a regular expression on A, as are λ (the null string) and ϕ (the empty set)
- (b) If P and Q are regular expressions on A, then so is their *union* P + Q and their *concatenation* (P)(Q)
- (c) If P is a regular expression on A, then so is its *closure* $(P)^*$
- (d) Only those expressions that can be obtained by a finite number of applications of (a), (b) and (c) are regular expressions on A

The set A is usually called the *alphabet* of the expressions based on it

Regular expressions are used to represent sets of strings

Can you think of a set of strings that cannot be described by regular expressions?

	-	-	
Regular	Members of Set	Examples of	Examples of
Expression R	Represented by R	Strings in Set	Strings Not in Set
ab	the single string "ab"	ab	a, ba abb, cccb, λ
a+b	strings "a" and "b"	a, b	aa, ab, c, λ
a* strings containing only a's		λ , a, aaaa	b, aaaca, baaa
ab* strings beginning with		a, ab, abbbbb	abab, bbbb,
	one a, followed by b's		aabbb, λ
(ab)*	strings consisting	λ , ab, abab	abba, aabb, ababc
	of repetitions of ab	ababababab	
(a+b)*	strings not	λ , abbbaba,	aaaaaac, abababc,
	containing c's	bbbaaba, a	
(a+b+c)*	all strings	λ , a, bcaac, cab	(none)
(a+b+c)*a	strings ending with a	a, cbbaca, aaaa	λ , abcabc, bbbb
(a+bc)*	every b followed by c,	λ , abcbcaabc,	abcb, acbc,
	every c preceded by b	bc, bcbcabca, aa	abcbabc
(a+b)*c(a+b)*	strings containing	c, abac, cbbab,	λ , aacbc, abbaaa
	exactly one c	aabacbabbb	

Example Regular Expressions on the Alphabet {a, b, c}

m, February 6, 2020 26 / 61

Jacob Abraham, February 6, 2020 27 / 61

Examples of Regular Expressions				
From the set {a, b, c}, what is the expression for strings containing an even number of c's?				
What set does this regular expression describe? $1^{+1*00(0+11*00)*(\lambda+11*)}$				
What about 0*10*(10*10*)* and (0*10*1)*0*10*				
Some identities				
• $\alpha(\beta\alpha)^* = (\alpha\beta)^*\alpha$				
• $\alpha\beta + \alpha\gamma = \alpha(\beta + \gamma)$				
• $\alpha^* = \lambda + \alpha \alpha^* = \lambda + \alpha^+$				
• $(\alpha + \beta)^* = (\alpha^* \beta^*)^*$				
• $(\alpha^*\beta)^* = \lambda + (\alpha + \beta)^*\beta$				

Eample of Representing Circuits Using ROBDDs

ECE Department, University of Texas at Austin

- Consider a synchronous modulo–8 counter, and let $V=v_0,v_1,v_2$ and $V'=v_0',v_1',v_2'$
- The transitions of the modulo-8 counter are given by the following equations:

5. Finite Automata and Ter

Jacob Abraham, February 6, 2020 28 / 61

Jacob Abraham, February 6, 2020 29 / 61

$$v'_0 = \neg v_0$$
$$v'_1 = v_0 \oplus v_1$$
$$v'_2 = (v_0 \land v_1) \oplus v_2$$

• The above equations can be used to define the relations

$$N_0(V, V') = (v'_0 \Leftrightarrow \neg v_0)$$
$$N_1(V, V') = (v'_1 \Leftrightarrow v_0 \oplus v_1)$$
$$N_2(V, V') = (v'_2 \Leftrightarrow (v_0 \land v_1) \oplus v_2)$$

• Transition relation is given by

ECE Department, University of Texas at Austin

 $N(V, V') = N_0(V, V') \land N_1(V, V') \land N_2(V, V')$

Reachability

- Reachable state computations are at the heart of any formal verification approach for sequential circuits
- States reachable from S_0
 - $S_1 = S_0 \cup \{s' | \exists s [s \in S_0 \land (s, s') \in N] \}$
 - Using ROBBDs:
 - $S_1(V') = S_0(V') \lor \exists_{v \in V \cup \Sigma} [S_0(V) \land N(V, V', \Sigma)]$
- States reachable in at most k+1 steps are represented by

 $S_{k+1}(V') = S_0(V') \lor \exists_{v \in V \cup \Sigma} [S_k(V) \land N(V, V', \Sigma)]$

- Computations can be viewed as finding a least fixed point
- Predicate transformer *F*:
 - $F(S) = S_0 \cup \{s' | \exists s [s \in S \land (s, s') \in N]\}$
 - Using ROBDDs we have: $F(S)(V') = S_0(V') \lor \exists_{v \in V \cup \Sigma}[S(V) \land N(V,V',\Sigma)]$

Lecture 5. Finite Automata and Temporal Logic

- we have $F(S_i)(V') = S_{i+1}(V')$
- the sequence of state sets $0, F(0), F^2(0)$, etc., converges to the least fixed point of F under the set containment ordering, and the fixed point is exactly the set of reachable states

Jacob Abraham, February 6, 2020

Image Operators

ECE Department. University of Texas at Austin

• Given a set $Z \subseteq S$, define the following operators:

$$Image(N,Z) = \{v | \exists u [u \in Z \land N(u,v)]\}$$

 $PreImage(N,Z) = \{u | \exists v [v \in Z \land N(u,v)]\}$

 $BackImage(N, Z) = \{u | \forall v [N(u, v) \Rightarrow v \in Z]\}$

- Using ROBDDs
 - Image:

ECE Department, University of Texas at Austin

$$T(V') = \exists_{v \in V \cup \Sigma} [S(Z) \land N(V, V', \Sigma)]$$
$$I_{N,Z}(V) = \forall_{v' \in V'} [\exists_{v \in V} [(v \Leftrightarrow v') \land T(V')]]$$

• Prelmage :

$$T(V') = \forall_{v \in V} [\exists_{v' \in V'} [(v \Leftrightarrow v') \land S(Z)]]$$
$$T_1(V, \Sigma) = \forall_{v' \in V} [T(V') \otimes N_i(V, V', \Sigma)]$$
$$PI_{N,Z}(V) = \exists_{\sigma \in \Sigma} [T_1(V, \Sigma)]$$

Image Operators, Cont'd

• BackImage:

$$T(V') = \forall_{v \in V} [\exists_{v' \in V'} [(v \Leftrightarrow v') \land S(Z)]]$$

$$T_1(V, \Sigma) = \forall_{v' \in V} [T(V') \otimes N_i(V, V', \Sigma)]$$

$$PI_{N,Z}(V) = \forall_{\sigma \in \Sigma} [T_1(V, \Sigma)]$$

 $BackImage(N, Z) = \neg PreImage(N, \neg Z)$ $BackImage(N, Y \land Z) =$ $BackImage(N, Y) \land BackImage(N, Z).$

Intuition

ECE Department, University of Texas at Austin

- $\bullet\,$ Image gives the set of states that can be reached in one transition from a state in Z
- PreImage gives the set of states that in one transition can reach a state in Z
- BackImage gives the set of states that in one transition must end up in Z.

b Abraham, February 6, 2020 32 / 61



Verification Methodology

- Three requirements for Invariant Checking:
 - The initial state(s) is contained in G
 - All states reachable from ${\cal G}$ are contained in ${\cal G}$
 - G and Z_0 are disjoint
- Forward traversal:
 - Initialize R_0 to the set of the initial states
 - Compute $R_{i+1} = R_0 \lor Image(N, R_i)$.
- Backward traversal:
 - Initialize $G_0 = G$
 - Compute $G_{i+1} = G_0 \wedge BackImage(N, G_i)$.
- A Third Method
 - Start from the set of states Z_0 rather than S_0
 - By reverse reachability analysis compute the set of states Z from which some state in Z_0 can be reached

Jacob Abraham, February 6, 2020 34 / 61

Jacob Abraham, February 6, 2020 35 / 61

• Thus Z is the set of states that can reach a "bad" state

Design Verification

ECE Department, University of Texas at Austi

ECE Department, University of Texas at Austin

- If the specification is not formal, how do we verify the correctness of the design?
 - derive *properties* the design should have, based on the specification
 - check if the design satisfies the properties
- Temporal logic and variations have been used to specify properties for design verification
- Digital systems similar to reactive programs
- Digital systems receive inputs and produce outputs in a continuous interaction with their environment
- Behavior of digital systems is concurrent because each gate in the system simultaneously evaluating its output as a function of its inputs



Introduction to Temporal Logic

ECE Department, University of Texas at Austin

- Operators of temporal propositional logic augmented by tense operators
- Tense operators used to form assertions about changes in time
- Temporal system provides a complete set of axioms and inference rules for providing all validities in the logic for a given model of time
- Models of time: partially ordered time, linearly ordered time, branching time, etc.
- Temporal logic can define semantics for programs for Floyd-Hoare style program proving
- Temporal logic can also prove properties like termination, possible termination and termination under fair scheduling of concurrent processes
 - For instance using this logic one can express the assertion that if proposition p holds in the present, then proposition q holds at some instant in the future

Jacob Abraham, February 6, 2020 37 / 61

• Temporal modalities can be combined to express complex statements about the past, present and the future

Lecture 5. Finite Automata and Temporal Logic





ECE Department, University of Texas at Austin



Jacob Abraham, February 6, 2020 40 / 61



The labeling denotes which variables are true at each time instance

Jacob Abraham, February 6, 2020 42 / 61

Jacob Abraham, February 6, 2020 43 / 61

Formulas of CTL

ECE Department, University of Texas at Austin

ECE Department, University of Texas at Austin

Every temporal operator, F, G, X and U must be directly preceded by a path quantifier A or E, and every path quantifier must be followed by a temporal operator

Thus, only formulas like AX ϕ or E(ϕ U ψ) are allowed, but NOT A(X $\phi \lor F\psi$)

$$\begin{split} AX\phi &\leftrightarrow \neg EX(\neg\phi) \\ AG\phi &\leftrightarrow \neg EF(\neg\phi) \\ AF\phi &\leftrightarrow \neg EG(\neg\phi) \\ EF\phi &\leftrightarrow E(\mathsf{true}\ U\ \phi) \\ A(\phi\ U\ \psi) &\leftrightarrow \neg E(\neg\psi\ U\ \neg\phi \wedge \neg\psi) \wedge \neg EG(\neg\psi) \end{split}$$



Linear Time Propositional Temporal Logic – LTL

ECE Department, University of Texas at Austin

Logic with regard to single, non-branching paths (proper subset of CTL*)



Jacob Abraham, February 6, 2020 44 / 61



Clarity and Complexity of CTL versus LTL



- Most properties written are very simple safety properties relating to bad states, for example
- LTL more intuitive for most people
- FXp and XFp mean the same thing
- AFAXp and AXAFp do not

ECE Department, University of Texas at Austin

• CTL model checking algorithms run in O(nm) time, where n is the size of the transition system and m is the size of the temporal formula

Jacob Abraham, February 6, 2020 47 / 61

• LTL model checking algorithms run in $n.2^{O(m)}$ time (m << n)

Comparison between CTL and LTL, Continued

- Better error traces from LTL
 - CTL is branching time, and if some properties are disproved, there is no linear trace
 - All LTL property failures can produce a single linear trace
- More difficult to do Semiformal Verification (combining formal verification and simulation) with CTL
 - Practical verification is necessarily semiformal
- Compositional verification works more easily with LTL
- Abstractions can be mapped to language containment, which LTL can handle
 - To verify if a design P_1 is a refinement of $P_2,$ just have to check $L(P_1)\subseteq L(P_2)$

Jacob Abraham, February 6, 2020 48 / 61

Jacob Abraham, February 6, 2020 49 / 61

- LTL is not able to express all assumptions about the environment in modular verification
- Commercial assertion languages and verification tools are primarily based on LTL

Power of Reachability Computations

Map CTL Operators to Reachability

- Safety Properties can be checked with Reachability analysis
- Industry verification tends to focus on reachability
- ATPG algorithms (test for a stuck-at fault) can be used to check reachability
- Can transform liveness checking problems to safety checking problems*

Industry Verification

ECE Department, University of Texas at Austin

ECE Department, University of Texas at Austin

- Temporal logic formulas are the basis for assertions used in industry
- Example, System Verilog Assertions

* Biere, Artho and Shuppan, "Liveness Checking as Safety Checking," *Electronic Notes in Theoretical Computer Science*, vol. 66, no. 2 (2002).

Temporal Logic Assertions in Practise: System Verilog

- A hardware description and verification language
- Superset of Verilog
- Extensive set of enhancements to IEEE 1364 Verilog-2001 standards
 - Developed originally by Accellera to improve productivity in the design of large gate-count, IP-based, bus-intensive chips
 - Features inherited from Verilog-HDL, C++, etc.
 - Targeted primarily at the chip implementation and verification flow, with links to system-level design flow
 - Adds several new keywords to Verilog \implies use *compatibility switches* to avoid errors with identifiers

Jacob Abraham, February 6, 2020 50 / 61

Jacob Abraham, February 6, 2020 51 / 61

• Web resources

ECE Department, University of Texas at Austir

- www.eda.org/sv/
- www.asic-world.com/systemverilog/index.html
- Focus on verification aspects in this course

Capabilities of System Verilog

- New data types (e.g., logic)
- Object-oriented programming support
- Constrained randomization
- Easy C model integration
- Assertions

ECE Department, University of Texas at Austin

- Coverage support
- Narrows the gap between design and verification engineer

Lecture 5. Finite Automata and Temporal Logic



Memory Management

ECE Department, University of Texas at Austin

ECE Department, University of Texas at Austin

VerilogSystem VerilogVerilog• Memories are dynamic in nature• Memories in verilog are
static in nature• Allocated at runtime• Memories in verilog are
static in nature• Better memory management
(for queues, for example)• Example:
reg[7:0] X[0:127];
128 bytes of memory• Example:
Logic[3:0] length[\$];
an empty queue with an
unbounded size of logic data

type

Jacob Abraham, February 6, 2020 52 / 61

Jacob Abraham, February 6, 2020 53 / 61

Verilog	System Verilog	
	Uses three new procedures	
Uses always to represent	• always_ff - sequential logic	
Sequential logicCombinational logic	 always_comb - combinational logic 	
 Latched logic 	• always_latch - latched logic	
 Ports are connected using either named instance or positional instance 	 Ports are connected using Design DUT(.*); which means: connect all port to variables or nets with the same name as the ports 	
Currently, limited synthesis support for System Verilog; it can be		
used for verification, but not desig	zn	

Data Types and Implication

ECE Department, University of Texas at .

ECE Department, University of Texas at Austin

reg r; logic w; bit b;	<pre>// 4-state Verilog-2001 // 4-valued logic, see below // 2-state bit 0 or 1</pre>				
integer i; byte b8:	<pre>// 4-state, 32-bits, signed Verilog-2001 // 8 bit signed integer</pre>				
int i:	// 2-state, 32-bit signed integer				
shortint s:	// 2-state. 16-bit signed integer				
longint 1;	// 2-state, 64-bit signed integer				
logic has a single driver (procedural assignments or a continuous					
assignment), can replace reg and single driver wire					
<pre>\$rose(start) -: \$rose(start) =:</pre>	<pre>> ##2 \$rose(done); // Overlapping > ##1 \$rose(done); // Non-Overlapping es after start signal done must be high</pre>				

Abraham, February 6, 2020 54 / 61

Jacob Abraham, February 6, 2020 55 / 61

28



System Verilog Concepts

Tasks and Functions

ECE Department, University of Texas at Austin

ECE Department, University of Texas at Austin

- No begin end required
- Return can be used in task
- Function return values can have a "void return type"
- Functions can have any number of inputs, outputs and inouts including none

Direct Programming Interface (DPI)

• DPIs are used to call C, C++, System C functions

Lecture 5. Finite Automata and Temporal Logic

- System Verilog has a built in C interface
- Simple to use as compared to PLIs
- Values can be passed directly

Jacob Abraham, February 6, 2020 56 / 61

Jacob Abraham, February 6, 2020 57 / 61

Example: USB code (usbf_utmi_ls.v)

```
module usbf_utmi_ls( clk, rst,
                                   case(state)
                                        RESUME: begin
resume_req, ... )
// UTMI Interface
                                       suspend_clr = 1'b1;
                                       if(ls_se0)
. . .
// Main State Machine
                                          . . .
11
                                          end
always @(state or mode_hs or ...)
                                        RESUME_REQUEST: begin
   begin
                                     suspend_clr = 1'b1;
next_state = state;
                                     if(T2_wakeup)
. . .
                                            . . .
                                          end
                                     . . .
```

Sample Property for the Main State Machine

- Description: if the suspend bit is not cleared, then the machine is not resuming from the SUSPEND state in the main state machine
- Formula: $P4: G(\neg(suspend_clr) \implies X((state = \neg RESUME) \land (state = \neg RESUME_REQUEST)))$

System Verilog Asseriton for P4

ECE Department, University of Texas at Austin

```
module assertions (
//signals for p4
input p4_suspend_clr,
input[14:0] p4_state,
input p4_clk,
input p4_rst
);
```

ECE Department, University of Texas at Austin

Jacob Abraham, February 6, 2020 58 / 61

Jacob Abraham, February 6, 2020 59 / 61

Lecture 5. Finite Automata and Temporal Logic

System Verilog Assertion for P4, Cont'd

paramet	er	[14:0]	//	/ synopsys enum state1
	POR		=	15'b000_0000_0000_0001,
	NORMAL		=	15'b000_0000_0000_0010,
	RES_SUSP		=	15'b000_0000_0000_0100,
	SUSPEND		=	15'b000_0000_0000_1000,
	RESUME		=	15'b000_0000_0001_0000,
	RESUME_F	EQUEST	=	15'b000_0000_0010_0000,
	RESUME_W	TIAI	=	15'b000_0000_0100_0000,
	RESUME_S	SIG	=	15'b000_0000_1000_0000,
	ATTACH		=	15'b000_0001_0000_0000,
	RESET		=	15'b000_0010_0000_0000,
	SPEED_NE	G	=	15'b000_0100_0000_0000,
	SPEED_NE	G_K	=	15'b000_1000_0000_0000,
	SPEED_NE	G_J	=	15'b001_0000_0000_0000,
	SPEED_NE	G_HS	=	15'b010_0000_0000_0000,
	SPEED_NE	G_FS	=	15'b100_0000_0000_0000;

ture 5. Finite Automata and Te

Jacob Abraham, February 6, 2020 60 / 61

Jacob Abraham, February 6, 2020 61 / 61

System Verilog Assertion for P4, Cont'd

ECE Department, University of Texas at Austin

ECE Department, University of Texas at Austin

Lecture 5. Finite Auto