



Department of Electrical and Computer Engineering, The University of Texas at Austin J. A. Abraham, March 12, 2020



Intellectual Property (IP) Reuse

- Different types of IP cores
- Hard IP full layout

ECE Department, University of Texas at Austin

- Area, performance, power known
- No changes or optimization possible
- Soft IP synthesizable HDL
 - Can be tailored for specific application
 - Harder to characterize
 - May not be as fast or small as hard IP
- Firm IP netlist in target technology
 - Some optimizations possible

Jacob Abraham, March 12, 2020 3 / 50



<section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item></table-row></table-row></table-row></table-row></table-row></table-row></table-row></table-row></table-row></table-row></table-row></table-row></table-row></table-row></table-row>



Hardware/Softwere Co-Design



• Evaluate the effect of a design decision at an early stage by "virtual prototyping" Co-Verification













ECE Department, University of Texas at Austin



Jacob Abraham, March 12, 2020 12 / 50









Leveraging TLM for Hardware-Software Integration











Constraints on Embedded Systems

Myriad of Intelligent systems

- Cost, power consumption constraints
- In critical applications, Safety and Resiliency are keys

Example: self-driving cars

ECE Department, University of Texas at Austin

• 100 Million lines of code for software, sensing and actuation

Jacob Abraham, March 12, 2020 23 / 50

• 64 TOPS for cognition and control functions

Lecture 16. SoC and Mice

Fundamental Requirements for Resilience Redundancy • Diversity "The most certain and effectual check upon errors which arise in the process of computation, is to cause the same computations to be made by separate and independent computers; and this check is rendered still more decisive if they make their computations by different methods" Dionysius Lardner, "Babbage's calculating engine," Edinburgh Review, vol. 59, no. 120, pp. 263-327, 1834. ECE Department, University of Texas at Austin Jacob Abraham, March 12, 2020 24 / 50 Dealing with Security – Very Different From Dealing with **Physical Faults or Errors** Attacks are Intentional • Faults and Errors related to design or physical causes are systematic or random • Attacks are **deliberate**

Initiated by a clever adversary

ECE Department, University of Texas at Austin

Jacob Abraham, March 12, 2020 25 / 50



Hardware Trojans

- Malicious modification of designs
- Example of analog circuitry modifying a digital chip extremely difficult to identify
- Design diversity may be a solution

External attacks

ECE Department, University of Texas at Austin

- Classic work (Abadi) suggested control flow checking to detect execution of undesired code
- Effects of attacks could include modification of data, execution sequences, denial of service, etc.
 - Require data checks in addition to control-flow checks
 - Need to detect DoS attacks during operation example,

Jacob Abraham, March 12, 2020 26 / 50

shutting down GPS system (or spoofing GPS position)















Sinkhole Security Vulnerability
<pre>Ring 3 (User Space) i Ring 0 (Kernel) (Kernel) Ring -1 (Hypervisor) Ring -2 (SMM) Processor</pre> • Remap Local Advanced Programmable Interrupt Controller (APIC) over SMRAM range during critical execution states • Cause memory accesses that should be sent to the MCH to be prematurely accepted by the APIC instead • Permits malicious ring 0 code influence over the SMM https://www.blackhat.com/docs/us-15/materials/ us-15-Domas-The-Memory-Sinkhole-Unleashing-An-x86-Design-Flaw-Allowing pdf
ELE Department, University of Texas at Austin Lecture 16. Sol, and Microarchitecture Vernication Jacob Abraham, March 12, 2020 34 / 50





Invented by R. Tomasulo and used in the IBM System/360-91 FPU Instructions are decoded in-order and send to the OoO backend Reorder Buffer defines an execution window

Jacob Abraham, March 12, 2020 36 / 50

ECE Department, University of Texas at Austin



Virtual Memory 0x4080 0x4000 0x4040 0x4000 0x0080 0x0040 0x0040 Cached Data	Virtual Memory TLB 0x4080 0x4040 0x4040 0x4000 0x0080 0x0040 0x0040 0x0040 0x0040 0x0040 0x0040 Cached Data	Caches							
Virtual Memory 0x4080 0x4080 0x4040 0x4040 0x4000 0x4000 0x4040 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x1000 Physical Tag 0x000 0x1000 0x1000 Cached Data	Virtual Memory TLB 0x4080 0x4040 0x4040 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x1000 Physical Tag 0x0080 0x0040 0x0040 0x0040 Cached Data								
Image: Wirtual Memory TLB 0x4080 0x4000 0x4040 0x4000 0x4000 Physical Tag 0x0080 0x040 0x0040 DATA 0x0040 Cached Data	Virtual Memory TLB 0x4080 0x4000 0x4040 Physical Tag 0x4000 Virtual Index 0x0080 0x040 0x0040 DATA 0x0000 Cached Data								
 0x4080 0x4040 0x4040 0x4000 0x4000 0x4000 0x4000 0x0080 0x0040 0x0040 0x0040 0x0040 0x0040 0x0040 0x1000 0x1000 Physical Tag 0x4000 0x1000 Cached Data	 0x4080 0x4040 0x4000 0x0080 0x0040 0x0040 0x0040 0x0000 0x0000 0x0040 0x0000 Cached Data	Virtual Memory		TLB					
0x4040 Physical Tag 0x4000 Virtual Index 0x0080 0x0040 DATA	0x4040 0x4000Physical Tag 0x0080 0x0040 0x00000x1000 DATA Cached Data	 0x <mark>4080</mark>		0x4000	0x10	00			
0x4000 Virtual Index 0x0080 0x040 0x0040 DATA Cached Data	0x4000 Virtual Index 0x0080 0x0040 0x0000 DATA 0x0000 Cached Data	0x4040				Dhu	cical Tag		
 0x0080 0x0040 0x0040 Cached Data	 0x0080 0x0040 0x0000 0x0000 0x000 0x000 0x000 0x000 0x000 0x000 0x000 0x000 0x00 0x0 0x00 0x0	0x4000	Virtual Inde	ex	'	-ny	sical lag		
0x0080 DATA 0x0040 Cached Data	0x0080 DATA 0x0040 Cached Data		0x040		0x100	00			
0x0040 Cached Data	0x0040 0x0000 Cached Data	0x0080				^			
Cached Data	0x0000 Cached Data	0x0040							
0x0000		0x0000	Cached Data						

Side-Channel Attacks

ECE Department, University of Texas at Austin

Attack based on information gained from the physical implementation, rather than weaknesses in the implemented algorithm

- Monitoring EM radiation ("Tempest" remote attack)
- Measuring power consumption (differential power analysis)
- Timing the length of operations to derive machine state
- etc.

ECE Department, University of Texas at Austin

Caches can be exploited as side channels

- Difference in access time for a given address can be measured by software
- Thus, possible to determine whether a specific address is in the cache

Jacob Abraham, March 12, 2020 38 / 50

Jacob Abraham, March 12, 2020 39 / 50

Branch Prediction and Speculation								
- I			Entry	RegRename	Instruction	Deps	Ready?	Spec?
	RI = LOAD A		1	P1 = R1	P1 = LOAD A	Х	Y	Ν
	TESTR		2		TEST R1	1	Y	Ν
	IF R1 ZERO {		3		IF R1 ZERO {	1	Ν	Ν
	R1 = 1		4	P2 = R1	P4 = 1	Х	Y	Y*
	R2 = 1		5	P3 = R2	P5 = 1	Х	Y	Y*
	R3 = R1 + R2		6	P4 = R3	P4 = P2 + P3	4,5	Y	Y*

The branch is speculatively executed before the condition is resolved

ECE Department, University of Texas at Aus

If the predicted branch was incorrect, speculated instruction can be discarded, and does not become architecturally visible

Jacob Abraham, March 12, 2020 40 / 50









ECE Department, University of Texas at Austin



Jacob Abraham, March 12, 2020 44 / 50

Results of UPEC Experiments

	D cached	D not cached
d_{MEM}	5	34
Feasible k	9	34
# of P-alerts	20	0
# of RTL registers causing P-alerts	23	N/A
Proof runtime	3 hours	35 min
Proof memory consumption	4 GB	8 GB
Inductive proof runtime	5 min	N/A
Manual effort	10 person days	5 person hours

"Unfixable" boot ROM Security Flaw"

ECE Department, University of Texas at Austi

In the Special Purpose Engine Within Every Processor Chip

- The "Converged Security and Manageability Engine CSME"
- Has its own CPU, own RAM, own code in a boot ROM
- And, access to the rest of the machine
- Recent implementations based on 80486, running a free microkernel OS, *MINIX*

The CSME Performs Crucial Tasks

- Runs below the OS, hypervisor and firmware
- Controls power levels
- Starts the main processor chips
- Verifies and boots the motherboard firmware
- Provides cryptographic functions

Information in this and following slides from S. Nichols in *The Register*, March 5, 2020 ECE Department, University of Texas at Austin Lecture 16. SoC and Microarchitecture Verification Jacob Abraham, March 12, 2020 47 / 50

m, March 12, 2020 46 / 50

The Exploit

When Powered Up, CSME

- Sets up memory protections on its owm built-in RAM
- Now, other hardware and software can't interfere with it
- The protections are disabled by default

The Problem

- There is a tiny timing gap between the system turning on, and the CSME executing the code in its boot ROM that installs the protections
 - The code is in the form of I/O memory management data structures (page tables)
- During the timing gap, other hardware (even on the motherboard) can initiate a DMA transfer into the CSME's private RAM, overwriting variables and pointers
- In this case, the CSME can be commandeered for malicious purposes, out of view of the software running above it

Jacob Abraham, March 12, 2020 48 / 50

Jacob Abraham, March 12, 2020 49 / 50

Lecture 16. SoC and Microarchitecture Verification

The Problem, Cont'd

ECE Department, University of Texas at Austin

ECE Department, University of Texas at Austin

Hacking a Processor

- The exploit can be attempted when the machine is switched on, or it wakes up from sleep (which resets the protections)
- Would need local access to a box to exploit this
- The boot ROM is read only, and cannot be patched
- The IOMMU's reset defaults cannot be changed without a respin

Report of vulnerability and fixes

- Reported to Intel by Positive Technologies (details being withheld till a white paper is ready)
- Intel developed a software patch that prevents the chipset's integrated hub from attacking the CSME
- Positive thinks there may be other ways in

