









Jacob Abraham

Department of Electrical and Computer Engineering The University of Texas at Austin

> Verification of Digital Systems Spring 2020

> > January 30, 2020

Lecture 4. Formal Equivalence Checking

Jacob Abraham, January 30, 2020 1 / 52

Jacob Abraham, January 30, 2020 1 / 52

### Outline

ECE Department, University of Texas at Austin

- Review, representing logic
- Application of formal equivalence checking
  - Basics

ECE Department, University of Texas at Austin

- Tool for equivalence checking
- Dealing with complexity in equivalence checking
- Things to watch out for in equivalence checking

Lecture 4. Formal Equival

• Functional partitioning

Acknowledgments: Jim Bitner (UT), Jawahar Jain (UT, Fujitsu Labs. and Samsung), Shahrzad Mirkhani (UT), Erik Seligman (Intel/Portland State University)

# Equivalence Checking

- Validate that the implementation of a module is consistent with the specification
  - Can use simulation or formal techniques
  - Combinational or sequential modules







### Some Boolean Connectives

ECE Department, University of Texas at Austin

 $\begin{array}{l} (P \rightarrow Q) := (\overline{P} + Q) \\ (P \oplus Q) := ((\overline{P} \cdot Q) + (P \cdot \overline{Q})) \\ (P \leftrightarrow Q) := ((P \cdot Q) + (\overline{P} \cdot \overline{Q})) \\ f(x_1, \ldots, x_i := 1, \ldots, x_n) \text{ is called the cofactor of f with respect to } x_i, \text{ written } f|_{x_i} \\ f(x_1, \ldots, x_i := 0, \ldots, x_n) \text{ is called the cofactor of f with respect to } \overline{x_i}, \text{ written } f|_{\overline{x_i}} \\ \end{array}$ Shannon Expansion:  $f(x_1, \ldots, x_i, \ldots, x_n) = (x_i \cdot f|_{x_i} + \overline{x_i} \cdot f|_{\overline{x_i}}) \\ \text{Example: } f = a \ b \ c + \overline{a} \ \overline{c} \text{ (Note: } \cdot \text{ implicit)} \\ f|_a = b \ c, \ f|_{\overline{a}} = \overline{c} \\ f = a(b \ c) + \overline{a}(\overline{c}) \end{array}$ 

Jacob Abraham, January 30, 2020 5 / 52













### **Representing Functions and Relations**

A relation can be used to represent a function, such as

 $y \leftrightarrow f(x_1,\ldots,x_n)$ 

Example, consider the relational representation for an AND gate  $y \leftrightarrow x_1 \wedge x_2$ 

$x_1$	$x_2$	y	$y \leftrightarrow x_1 \wedge x_2$
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

This representation for a function, in CNF, is used in SAT clauses

### Satisfiability (SAT) Solvers

ECE Department. University of Texas at

ECE Department, University of Texas at Austin



- Cast an equivalence checking problem as a SAT problem
- Starts by converting Boolean formula into the Conjunctive Normal Form (CNF) – (product of sums)

 $(a+b+c)(a+\overline{e}+f)(\overline{c}+\overline{d}+g)\dots$ 

- Goal is to find an assignment satisfying every term (if any clause is 0, there is no satisfying assignment)
- Commercial and Open SAT solvers available
- Most verification tools now use BDDs + SAT
- Some bring in ATPG ideas called "structural SAT"

2020 12 / 52

30, 2020 13 / 52



re 4. Formal Equivalence Checki

ECE Department, University of Texas at Austin



Jacob Abraham, January 30, 2020 14 / 52









### Debugging – Where to Look

Fanin cones (support set)

• Different fanin  $\implies$  major issue

- Set of counterexample values
  - If only specific values cause an error, provides hint of root cause
- "Intelligent" hints from tools
  - Is an overall inversion suspected?
  - Identify similar areas of logic within cone?

Lecture 4. Formal Equivalence Checking

• Isolate error

ECE Department, University of Texas at Austin

Jacob Abraham, January 30, 2020 21 / 52



# Constraints in Equivalence Checking Example of the need for constraints RTL is often general 'ifdef CHIP\_VERSION\_1 'define A 0 'else 'define A 1 'endif When reusing part of the design: assign A = 1b1; ... if (!A) ... Irrelevant RTL remains

Lecture 4. Formal Equiva

Jacob Abraham, January 30, 2020 23 / 52

ECE Department, University of Texas at Austin



### Why Constraints Matter

ECE Department, University of Texas at Austin

- Good synthesis tools take advantage of specified constraints
  - Assume constants to reduce size/scope
  - Don't synthesize masked-out RTL
  - Allow out-of-band constraint specifications in control files
- Equivalence checking tools must recognize constraints
- Otherwise, will get spurious mismatches
- No effort if constraints are visible at the equivalence checking level

Jacob Abraham, January 30, 2020 25 / 52

- But may be only in wrapper RTL
- Or inside analog blackbox

• Or could be due to software/outside specifications

Lecture 4. Formal Equivalence Checking

- If not visible to tool, may need to specify it
  - Add constraints (on pin, between values, etc.)

### Synthesized Netlists

- Synthesized netlists built from cell library
- Cells hide transistor-level logic
  - Delivered with behavioral descriptions
  - Library developers certify correctness
- Dealing with custom cells is difficult
- Checking full block at the transistor level is expensive
  - Formal verification of custom cells is a separate process
  - Tools have been developed for automatically extracting logic (and, in one case, RTL) descriptions from transistor-level designs
- Users may need to annotate transistor-level information when using an logic equivalence checking tool

re 4. Formal Equivalence Checking

Jacob Abraham, January 30, 2020 26 / 52

- Transistor signal flow directions
- Nodes meant to hold state
- Domino precharge nodes

### State Negation

ECE Department, University of Texas at Austin

Are the two circuit below equivalent?



ECE Department, University of Texas at Austin Lecture 4. Formal Equivalence Checking Jacob Abraham, January 30, 2020 27 / 52



# <section-header><section-header><section-header><section-header><text><image><text>



# Clock Gating



### Black Boxes

- Formal tool cannot deal with some blocks
- This logic is ignored by the tool
- Usually a Verilog module instance
- Examples

ECE Department, University of Texas at Austi

- Analog circuits
- "Hard IP" externally supplied block (no alternative but to "trust" it)
- Divide and conquer in large designs different ownership of particular block
- Large embedded memories (register files, caches, etc.) and multipliers use specialized tools on them

Jacob Abraham, January 30, 2020 32 / 52

- What is verified then?
  - Drivers of black-box input pins
  - Receivers of black-box input pins
  - Internals of black box are ignored be careful!









### Pipeline Retiming and Equivalence Checking

- Retiming violates state matching
  - Should not expect generic equivalence tools to handle this
- Recent tools can handle some cases
- Tools are aware of synthesis techniques
  - Internally "push" logic along pipeline to match
- Many limitations, need to be careful

ECE Department, University of Texas at Austin Lecture 4. Formal Equivalence Checking

- Retiming must be isolated to one module
- Can cause runtime/memory complexity
- Need sequential equivalence checking tool for more general cases

Jacob Abraham, January 30, 2020 37 / 52

# Dealing with Complexity

- Possible result on very complex module
  - Tool crash
  - Tool "aborts" could not deal with that logic
- Check tool options to possibly resolve this problem
  - Increase "effort" of tool
  - Check for structures (for example, multiplier) and use different tool/techniques on them

Jacob Abraham, January 30, 2020 38 / 52

- Concentrate comparison on each standalone point
- Monitor process for memory blowup
- Run on larger server

ECE Department, University of Texas at Aust

- Attempt to parallelize comparisons
  - Using multiple machines on the network









# Example of Case Splitting

ECE Department, University of Texas at Austin



re 4. Formal Equivalence Checki

f1/f3First assign a constant 0 to flops Then assign a constant 1 If both cases pass, circuits are equivalent

ECE Department, University of Texas at Austin Lecture 4. Formal Equivalence Checking

Jacob Abraham, January 30, 2020 42 / 52

Jacob Abraham, January 30, 2020 43 / 52



### Constraints in Equivalence Checking

- Constraints: Reduce set of possible values
  - Turn off scan

ECE Department, University of Texas at Austin

ECE Department, University of Texas at Austin

- Known conditions on inputs
- Eliminate unused state encodings



Constraint that A and B are inverse of each other needed to prove C==0 in Block 2

### Bad constraints $\implies$ False Positive

If constraint also included mapping a and b equal to 1 gives 1 on c (this implies that a and b have to be equal) All inputs are illegal, so module passes check

Jacob Abraham, January 30, 2020 44 / 52

Jacob Abraham, January 30, 2020 45 / 52

Lecture 4. Formal Equ

### Library Cells and Equivalence Checking

- Vendor-supplied libraries of cells used in design
- Logic representations trusted for checking





What about contention on the wires shorted together? Is the common point an AND or OR of the signals? Cell is legal if we guarantee that a and b are complements

Lecture 4 Formal Equivalence Checking

Jacob Abraham, January 30, 2020 46 / 52

Jacob Abraham, January 30, 2020 47 / 52

### Unreachable Points in Equivalence Checking



- Can be logically ignored
- Must be ignored if not in both models
- Common causes

ECE Department, University of Texas at Austin

ECE Department, University of Texas at Austin

- Synthesis optimizations
- Tied off no-longer-relevant logic
- Must be careful about back end logic
  - Some flows (scan, bonus cells) connected later

Lecture 4. Formal Equivalence Checking

• So "unreachables" may be important!



### Other Items to Watch

- Black boxing logic
  - Ensure that black-boxed logic and interfaces verified somewhere
- RTL language usage
  - Watch for ambiguous Verilog standards
  - Tools may disagree on interpretation
- Ideally, ensure independence between Synthesis and Checking
  - Different results from different vendor tools
  - Avoid Synthesis and Equivalence Checking from same vendor?
  - "Verification diversity" (may not be possible due to costs, etc.)
- Obscure tools behaviors

ECE Department, University of Texas at Austin Lecture 4. Formal Equivalence Checking

- Multiple drivers on a net report error, or treat as wired (AND or OR)?
- Set to wire unless intention is for multi-drives
- Input accidentally defined as output (really happened, and was caught during late inspection)

Jacob Abraham, January 30, 2020 49 / 52

Multiple checks – example, sanity check of simulation



### Steps in running the tool

- Read the reference (golden) model
- Read the implementation model (to check)
- Define match points between reference and implementation models
- Verify the design
- Diagnose the error
- Debug the design

See the *Conformal LEC Tutorial* and References in the Lab 1 handout on Canvas

### Partitioning Techniques

ECE Department, University of Texas at A

### **Orthogonal Partitions**

ECE Department, University of Texas at Austin

- If F is complemented into regions  $\pi_1$  and  $\pi_2$  such that  $F_{\pi_1}$  and  $F_{\pi_2}$  are never *true* at the same time, then  $\pi_1$  and  $\pi_2$  form orthogonal partitions
- F can be regarded as a linear sum of functions  $F_{\pi_1}$  and  $F_{\pi_2}$
- $F_{\pi_1}$  and  $F_{\pi_2}$  can be evaluated and ordered independently
- Many function pairs, which otherwise would take exponential amount of computational resources for verification, can be efficiently (in polynomial time) verified through such partitions

ry 30, 2020 51 / 52

### **Functional Partitioning**

If  $F_{\pi_1}$  and  $F_{\pi_2}$  are never *true* at the same time, then  $\pi_1$  and  $\pi_2$  form orthogonal partitions

- $F_{\pi_1}$  and  $F_{\pi_2}$  can be evaluated and ordered independently
- Many functions, which otherwise would take an exponential amount of resources for verification, can be verified efficiently (in polynomial time) using orthogonal partitions
- Example, the Fortune-Hopcroft-Schmidt (FHS) function

The FHS function requires an exponential number of ROBDD nodes to represent it. However, if it is partitioned into subfunctions based on the selection logic, each subfunction is easy to represent, and there are only O(n) of these orthogonal functions, allowing easy verification of the circuit

ECE Department, University of Texas at Austin

