

11. Sequential Elements

Jacob Abraham

Department of Electrical and Computer Engineering
The University of Texas at Austin

VLSI Design
Fall 2020

October 6, 2020


ECE Department, University of Texas at Austin

Lecture 11. Sequential Elements

Jacob Abraham, October 6, 2020 1 / 36

Sequencing

- **Combinational logic**
 - Output depends on current inputs
- **Sequential logic**
 - Output depends on current and previous inputs
 - Requires separating previous, current, future
 - Called state or tokens
 - Example, Finite-State Machine (FSM), pipeline



ECE Department, University of Texas at Austin

Lecture 11. Sequential Elements

Jacob Abraham, October 6, 2020 1 / 36

Sequencing, Cont'd

- If tokens moved through pipeline at constant speed, no sequencing elements would be necessary
- Example, fiber-optic cable
 - Light pulses (tokens) are sent down cable
 - Next pulse sent before first reaches end of cable
 - No need for hardware to separate pulses
 - But dispersion sets min time between pulses
- This is called wave pipelining in circuits
- In most circuits, dispersion is high
 - Delay fast tokens so they don't catch slow ones

Sequencing Overhead


- Use flip-flops to delay fast tokens so they move through exactly one stage each cycle
- Inevitably adds some delay to the slow tokens
- Makes circuit slower than just the logic delay
 - Called sequencing overhead
- Some people call this clocking overhead
 - But it applies to asynchronous circuits too
 - Inevitable side effect of maintaining sequence

Sequencing Elements

- **Latch**: Level sensitive
 - Also called transparent latch, D latch
- **Flip-Flop**: Edge triggered
 - Also called master-slave flip-flop, D flip-flop, D register, D Flop

- Timing Diagrams

- Transparent
- Opaque
- Edge-trigger




Latch Designs

Pass Transistor Latch

- + Tiny
- + Low clock load
- V_t drop
- Non-restoring
- Back driving
- Output noise sensitivity
- Dynamic
- Diffusion input


Used in the 1970s



Latch Designs, Cont'd


Transmission Gate Latch

- + No V_t drop
- Requires inverted clock



Inverting Buffer Latch

- + Restoring
- + No Backdriving
- + Fixes either
 - Output noise sensitivity
 - Or diffusion input
- Inverted output



ECE Department, University of Texas at Austin

Lecture 11: Sequential Elements


Jacob Abraham, October 6, 2020

6 / 36

Latch Designs, Cont'd


Latch with Tristate Feedback

- + Static
- Backdriving risk
- Static latches are now essential



Latch with Buffered Input

- + Fixes diffusion input
- + Non-inverting



ECE Department, University of Texas at Austin

Lecture 11: Sequential Elements


Jacob Abraham, October 6, 2020

7 / 36

Latch Designs, Cont'd


Latch with Buffered Output

- Widely used in standard cells
- + No backdriving
- + Very robust (most important)
- Rather large
- Rather slow (1.5 – 2 FO4 delays)
- High clock loading




Datapath Latch

- + Smaller, faster
- Unbuffered input




Flip-Flop Design

Flip-flop is built as a pair of back-to-back latches




Enable

- Enable: ignore clock when $en = 0$
 - Mux: increase latch D-Q delay
 - Clock Gating: increase en setup time, skew



Reset


- Force output low when reset asserted
- Synchronous vs. asynchronous




Set/Reset

- Set forces output high when enabled

Flip-flop with asynchronous set and reset




Sequencing Methods




Timing Diagrams

Contamination and Propagation Delays

t_{pd}	Logic Propagation Delay
t_{cd}	Logic Contamination Delay
t_{pcq}	Latch/Flop Clk-Q Prop. Delay
t_{ccq}	Latch/Flop Clk-Q Cont. Delay
t_{pdq}	Latch D-Q Prop. Delay
t_{cdq}	Latch D-Q Cont. Delay
t_{setup}	Latch/Flop Setup Time
t_{hold}	Latch/Flop Hold Time



Example: Master-Slave Flip Flop




$$t_{setup} =$$

$$t_{pcq} =$$

$$t_{hold} =$$

Example: "Pulsed" Flip-Flop


Inverters in the flip-flop have rise and fall delays of 50 pS
NAND gate has a rise delay of 100 pS and a fall delay of 150 pS
Assume switching time for transistors is very small



Max. propagation time from D to stable data at latch input, $t_{Dp} = \text{ps}$
Shortest propagation time from D to possibly affecting latch, $t_{Dc} = \text{ps}$
Time from CLK to latch enabled = $t_{C1} = \text{ps}$
Time from CLK to latch disabled = $t_{C0} = \text{ps}$
Setup Time = $t_{Dp} - t_{c1} = \text{ps}$; Hold Time = $t_{C0} - t_{Dc} = \text{ps}$
Clock-to-Q = $t_{C1} + \text{delay to output} = \text{ps}$


Maximum Delay: Flip-Flops

$$t_{pd} \leq T_c - \underbrace{(t_{setup} + t_{pcq})}_{\text{sequencing overhead}}$$




Maximum Delay: 2-Phase Latches

$$t_{pd} = t_{pd1} + t_{pd2} \leq T_c - \underbrace{(2t_{pdq})}_{\text{sequencing overhead}}$$




Maximum Delay: Pulsed Latches

$$t_{pd} \leq T_c - \underbrace{\max(t_{pdq}, t_{pcq} + t_{setup} - t_{pw})}_{\text{sequencing overhead}}$$



Minimum Delay: Flip-Flops

$$t_{cd} \geq t_{hold} - t_{ccq}$$



ECE Department, University of Texas at Austin


Lecture 11: Sequential Elements

Jacob Abraham, October 6, 2020 20 / 36

Minimum Delay: 2-Phase Latches

$$t_{cd1}, t_{cd2} \geq t_{hold} - t_{ccq} - t_{nonoverlap}$$

- Hole time reduced by nonoverlap
- Paradox: hold applies twice each cycle, versus only once for flops
 - But a flop is made of two latches!



ECE Department, University of Texas at Austin


Lecture 11: Sequential Elements

Jacob Abraham, October 6, 2020 21 / 36

Minimum Delay: Pulsed Latches


$$t_{cd} \geq t_{hold} - t_{ccq} + t_{pw}$$

Hold time increased by pulse width



Clock Skew


- We have assumed zero clock skew
- Clocks really have uncertainty in arrival time
 - Decreases maximum propagation delay
 - Increases minimum contamination delay
 - Decreases time borrowing




Skew: Flip-Flops

$$t_{pd} \leq T_c - \underbrace{(t_{pcq} + t_{setup} + t_{skew})}_{\text{sequencing overhead}}$$

$$t_{cd} \geq t_{hold} - t_{ccq} + t_{skew}$$



Skew: Latches



2-Phase Latches

$$t_{pd} \leq T_c - \underbrace{(2t_{pdq})}_{\text{sequencing overhead}}$$

$$t_{cd1}, t_{cd2} \geq$$

$$t_{hold} - t_{ccq} - t_{nonoverlap} + t_{skew}$$

$$t_{borrow} \leq$$

$$T_c/2 - (t_{setup} + t_{nonoverlap} + t_{skew})$$

Pulsed Latches

$$t_{pd} \leq T_c - \underbrace{\max(t_{pdq}, t_{pcq} + t_{setup} - t_{pw} + t_{skew})}_{\text{sequencing overhead}}$$

$$t_{cd} \geq t_{hold} + t_{pw} - t_{ccq} + t_{skew}$$


$$t_{borrow} \leq t_{pw} - (t_{setup} + t_{skew})$$

Two-Phase Clocking

- If setup times are violated, reduce clock speed
- If hold times are violated, chip fails at any speed
- Use tools to analyze clock skew
- Easy way to guarantee hold times: use 2-phase latches with big non-overlap times (used in academic designs)
- Call these clocks ϕ_1 , ϕ_2 (ph1, ph2)

Safe Flip-Flop

- Flip-Flop with non-overlapping clocks
- Very slow – nonoverlap adds to setup time, but no hold time problem
- Use timing analysis and add buffers to slow signals if hold time is at risk




Summary

- Flip-Flops
 - Very easy to use, supported by all tools
- 2-Phase Transparent Latches
 - Lost of skew tolerance and time borrowing
- Pulsed Latches
 - Fast, some skew tolerance and borrowing, hold time risk

	Sequencing overhead ($T_c - t_{pd}$)	Minimum logic delay (t_{cd})	Time borrowing (t_{borrow})
Flip-flops	$t_{pcq} + t_{setup} + t_{skew}$	$t_{hold} - t_{ccq} + t_{skew}$	0
Two-phase transparent latches	$2t_{pdq}$	$t_{hold} - t_{ccq} - t_{nonoverlap} + t_{skew}$ in each half-cycle	$\frac{T_c}{2} - (t_{setup} + t_{nonoverlap} + t_{skew})$
Pulsed latches	$\max(t_{pdq}, t_{pcq} + t_{setup} - t_{pw} + t_{skew})$	$t_{hold} - t_{ccq} + t_{pw} + t_{skew}$	$t_{pw} - (t_{setup} + t_{skew})$


High Performance Flops

The modified Svensson latch, DEC Alpha 21064




High Performance Flops, Cont'd

The amplifier-based flip-flop




High Performance Flops, Cont'd

The hybrid latch flip-flop of AMD K6




Basic Flop in AMD Athlon Processor

Clock pulse is generated using monoshots at the rising edge




High Performance Flops, Cont'd

The enabled two-way MUX pulsed flip-flop of K7




Cycle Stretching



Fixing Hold-Time Violations

- Measure all hold times with respect to the main clock
- Adjust the hold time if the flop is receiving a delayed clock
- Compute the shortest path delay from the rising edge of the clock
- Check to see if there are any hold time failures

Example: Fixing Hold-Time Violations



CLK → Q = 100 ps
Setup = 10 ps
Hold = 200 ps (A large hold time is used to illustrate the problem)

Shortest path delay from A → E = 100 + 40 + 40 + 20 = 200 ps

Delay between CLK1 and CLK = 50 ps


Adjusted hold time = 200 + 50 = 250 ps

Hold Slack = (Path Delay) - (Adjusted Hold Time) = 200 - 250

= -50 ps

⇒ **FAIL (Hold slack should be ≥ 0)**

Example: Fixing Hold-Time Violations, Cont'd



CLK → Q = 100 ps
Setup = 10 ps
Hold = 200 ps (A large hold time is used to illustrate the problem)

Insert 4 inverters after D, with each adding a 20 ps
(or can insert one AND gate)

Long path (4 invs.) = 100 + 50 + 50 + 20 + 80 + 10 = 310 ps

Now the minimum cycle time at which the path can operate =
(Path Delay) – (CLK → CLK1 Delay) = 310 – 50 = 260 ps

If possible, add the additional delay to fix hold time violations in
the short path (without affecting the long paths)