

Jacob Abraham

Department of Electrical and Computer Engineering The University of Texas at Austin

> VLSI Design Fall 2020

October 13, 2020

re 13. Memories and PL/

Jacob Abraham, October 13, 2020 1 / 59

ECE Department, University of Texas at Au



Department of Electrical and Computer Engineering, The University of Texas at Austin J. A. Abraham, October 13, 2020

Array Architecture

- 2^n words of 2^m bits each
- If n >> m, fold by 2k into fewer rows of more columns





12-Transistor SRAM Cell

- Basic building block: SRAM Cell
 - Holds one bit of information, like a latch
 - Must be read and written
- 12-transistor (12T) SRAM cell
 - Use a simple latch connected to bitline
 - $46 \times 75 \lambda$ unit cell



6-Transistor SRAM Cell

ECE Department, University of Texas at

- Cell size accounts for most of array size
 - Reduce cell size at expense of complexity
- 6T SRAM Cell
 - Used in most commercial chips
 - Data stored in cross-coupled inverters
- Read:
 - Precharge bit, bit_b
 - Raise wordline
- Write

ECE Department, University of Texas at Austin

- Drive data onto bit, bit_b
- Raise wordline





Jacob Abraham, October 13, 2020 4 / 59

SRAM Read

- Precharge both bitlines high
- Then turn on wordline
- One of two bitlines will be pulled down by the cell
- Example: A = 0, $A_b = 1$
 - Bit discharges, bit_b stays high
- But A bumps up slightly
- Read stability



SRAM Write Drive one bitline high, the other low Then turn on wordline • Bitlines overpower cell with new value • Example: A = 0, A_b = 1, bit = 1, bit_b = 0 • Force A₋b low, then A rises high • Writability • Must overpower feedback inverter A_b • N2 >> P1 1.5 bit b bit word bit_b 1.0 P1 P2 N2 N4 Ab 0.5 word N1 N3 0.0 ------0 100 200 300 400 500 600 700 time (ps) ECE Department, University of Texas at Austin es and PLAs Jacob Abraham, October 13, 2020 7 / 59

SRAM Sizing

ECE Department, University of Texas at Aust

- High bitlines must not overpower inverters during reads
- But low bitlines must write new value into cell





Jacob Abraham, October 13, 2020 8 / 59



ECE Department, University of Texas at A



er 13, 2020 10 / 59





Department of Electrical and Computer Engineering, The University of Texas at Austin J. A. Abraham, October 13, 2020







Clocked Sense Amplifier

- Clocked sense amp saves power
- Requires sense_clk after enough bitline swing
- Isolation transistors cut off large bitline capacitance







Tree Decoder Multiplexer



• One design is to use k series transistors for $2^k : 1 \text{ mux}$ • No external decoder logic needed



Single Pass-Gate Multiplexer

ECE Department, University of Texas at



• Eliminate series transistors with separate decoder

Jacob Abraham, October 13, 2020 20 / 59



Multiple Ports

- We have considered single-ported SRAM
 - One read or one write on each cycle
- Multiported SRAMs are needed for register files
- Examples:

ECE Department, University of Texas at Austin

- Multicycle MIPS must read two sources or write a result on some cycles
- Pipelined MIPS must read two sources and write a third result each cycle

Jacob Abraham, October 13, 2020 23 / 59

• Superscalar MIPS must read and write many sources and results each cycle

Lecture 13. Memories and PLAs

Dual-Ported SRAM

ECE Department, University of Texas at A



- Two independent single-ended reads
- Or one differential write



Do two reads and one write by time multiplexing
Read during ph1, write during ph2



Jacob Abraham, October 13, 2020 24 / 59

Denser Shift Registers

- Flip-flops are not very area-efficient
- For large shift registers, keep data in SRAM instead
- Move R/W pointers to RAM rather than data
 - Initialize read address to first entry, write to last
 - Increment address on each cycle



Tapped Delay Line

ECE Department, University of Texas at Aust



Abraham, October 13, 2020 26 / 59







- Remove the two p-channel transistors from the static RAM cell to get a four-transistor dynamic RAM cell
- Data stored as charge on gate capacitors (complementary nodes)
- Data must be refreshed regularly
- Dynamic cells must be designed very carefully









Single-Event Upsets

- High-energy particle produces electron-hole pairs in substrate; when collected at source and drain, will cause current pulse
 Cosmic Radiation
- A "bit-flip" can occur in the memory cell due to the charge generated by the particle called a "single-event upset"
- Seen in spacecraft electronics in the past, now in computers on the ground









Translation Lookaside Buffer (TLB) Using CAM





CAM Cell Operation

- Read and write like ordinary SRAM
- Additional "match" operation



Read-Only Memories (ROMs)

- Read-Only Memories are nonvolatile
 - Retain their contents when power is removed
- Mask-programmed ROMs use one transistor per bit
 - Presence or absence determines 1 or 0

Example: 4-word \times 6-bit ROM





Word	0:	010101
Word	1:	011001
Word	2:	100101
Word	3:	101010



r 13, 2020 42 / 59

Building Logic with ROMs

• ROM as lookup table containing truth table

ECE Department, University of Texas at Austin

ECE Department, University of Texas at A



- reprogram ROM



• Finite State Machine

- *n* inputs, *k* outputs, *s* bits of state
- Build with $2^{n+s} \times (k+s)$ bit ROM and (k + s) bit register

Jacob Abraham, October 13, 2020 43 / 59



PROMs and EPROMs

ECE Department, University of Texas at Austin

- Programmable ROMs (PROMs)
 - Build array with transistors at every site
 - Burn out fuses to disable unwanted transistors
- Electrically Programmable ROMs (EPROMs)
 - Use floating gate to turn off unwanted transistors
 - EPROM, EEPROM, Flash





Jacob Abraham, October 13, 2020 44 / 59









NOR-NOR PLAs

- ANDs and ORs not very efficient in CMOS
- Dynamic or Pseudo-nMOS NORs very efficient
- Use DeMorgan's Law to convert to all NORs





PLA Schematic and Layout

ECE Department, Uni

er 13, 2020 50 / 59



PLAs versus ROMs

ECE Department, University of Texas at Austin

- The OR plane of the PLA is like the ROM array
- The AND plane of the PLA is like the ROM decoder
- PLAs are more flexible than ROMs

- No need to have 2^n rows for n inputs
- Only generate the product terms that are needed

Lecture 13. Memories and PLAs

Jacob Abraham, October 13, 2020 53 / 59

• Take advantage of logic simplification



Column Redundancy to Tolerate Failures





