20. Design for Testability

Jacob Abraham

Department of Electrical and Computer Engineering The University of Texas at Austin

> VLSI Design Fall 2020

November 5, 2020

Lecture 20. Design for Testability

Jacob Abraham, November 5, 2020 1 / 38

Jacob Abraham, November 5, 2020 1 / 38

Design for Testability (DFT)

ECE Department, University of Texas at Austin

- Reduce costs associated with testing complex circuit
- Design circuit so that it will be easier to test
- Increase accessibility of internal nodes
 - **Controllability:** ability to establish specific signal value at each internal node by setting inputs
 - **Observability:** ability to determine internal values by controlling inputs and observing outputs

Lecture 20. Design for Testability

• Ensure predictable circuit responses

Tradeoffs

ECE Department, University of Texas at Austin

- Technical: area, I/O pins, performance
- Economic: design time, yield, time to revenue

Testable Sequential Circuits

Sequential circuits are very difficult to test



ECE Department, University of Texas at

Design the internal memory elements to be part of a shifter register chain to provide controllability, observability through serial shifts

b Abraham, November 5, 2020 2 / 38

With scan chain, problem of testing any circuit reduces to testing the combinational logic



Scan Chains

- Convert each flip-flop to a scan register
 Only costs one extra multiplexer
- Normal mode: flip-flops behave as usual
- Scan mode: flip-flops behave as shift register
- Contents of flops can be scanned out and new values scanned in



Scannable Flip-Flops



Department of Electrical and Computer Engineering, The University of Texas at Austin J. A. Abraham, November 5, 2020





Boundary Scan (IEEE 1149.1)

ECE Department, University of Texas at Aus

Jacob Abraham, November 5, 2020 6 / 38



Boundary Scan Interface

- Boundary scan is accessed through five pins
 - TCK: test clock
 - TMS: test mode select
 - TDI: test data in

ECE Department, University of Texas at Austin

- TDO: test data out
- TRST*: test reset (optional)
- Chips with internal scan chains can access the chains through boundary scan for unified test strategy

Lecture 20. Design for Testability

Jacob Abraham, November 5, 2020 9 / 38









Pseudo-Random Sequence Generator (PRSG)

- Linear Feedback Shift Register
 - Shift register with input taken from XOR of state
 - Pseudo-Random Sequence Generator (or Pseudo-Random Pattern Generator (PRPG), or Linear Feedback Shift Register (LFSR))



ECE Department, University of Texas at Austi

Step	Q	
0	111	
1	110	
2	101	
3	010	
4	100	
5	001	
6	011	
7	111	(repeats)

Jacob Abraham, November 5, 2020 14 / 38



Testability Techniques for 68020 ROMs

- Used test mode to force next microcode address (NMA) from data pins
- Data pins also control a MUX for both micro and nano ROM outputs, which are moved to the BC bus, into the data section of the execution unit, and to the address bus which can be observed



- Exhaustive testing of the 2K ROM entries
- 32 bits of ROM visible every 2 clocks
- Four passes of tests needed to read the 110 outputs of the two ROMs

16 / 38 ber 5, 2020



MC68881 NanoROM Test

- NanoROM physically located between the microROM and the execution unit (ECU), and outputs fed to ECU
 - No functional path for nanoROM to access signature registers
- In test mode, nanoROM columns coupled with the microROM columns (with additional columns of nanoROM multiplexed to signature register)



MC68881 Entry PLA Test

- Four entry PLAs, A0, A1, A2 and A3
 - A0 PLA contains the entry point reset vectors and is completely tested functionally
 - A1-A3 tested like the ROMs



mber 5, 2020 18 / 38

Built-in Self Test in the Intel 80386

- Normal PLA inputs disabled during test and output of pseudorandom generator provides exhaustive set of tests to AND-plane input
- CROM tested with binary counter (exhaustive test)
- Responses compressed using multiple-input signature registers



- Test transistors: 2.7%
- Area overhead for BIST: 1.8%

nber 5, 2020 20 / 38

- Transistor sites tested with BIST: 52.5%
- Area tested: 18.6%

Testing Cache Memory Arrays in MC68030

- Cache cell layout design is resistant to both bridging defects and capacitive coupling
 - Most likely bridging defect is between adjacent metal bit lines
- Memory fault model:

ECE Department, University of Texas at A

- One or more cells stuck at 0 or 1
- Coupling between cells

11n March Test (Marinescu, 1982)



Refresh and data retention tests for the dynamic memory cells ECE Department, University of Texas at Austin
Lecture 20. Design for Testability
Jacob Abraham, November 5, 2020
21 / 38



BIST in IBM Risc System/6000



LSSD with pseudo-random BIST



Hardware for pseudo-random vector generation and result compression (31-bit LFSR)

BIST in IBM/Motorola Power-PC

- Variety of test techniques applied to the Power-PC 603
 - Full LSSD test of logic
 - BIST of "large" embedded RAMS
 - Functional test of small RAMS
 - *I*_{DDQ} tests

ECE Department, University of Texas at Aust

- BIST for cache and tag RAMs
 - Functional vectors (good for data cache, not instruction cache) and random BIST (size, complexity, test coverage) not applicable
- Use modified march test of Dekker (1988)
- $\log_2 n$ pattern for data

ECE Department, University of Texas at Austin

- Overhead: BIST is 2.9% of RAM array, 0.58% of total chip
- Performance impact: less than 100 pS due to extra MUX input leg
- All four RAMs tested in parallel, 2.5 mS at 80 MHz

mber 5, 2020 24 / 38

Jacob Abraham, November 5, 2020 25 / 38



Industry Issues with Processor Testing

Concern with detecting real defects

- Small delay defects due to process variations, power droops and capacitive coupling
- Cause a shift in the speed of the part

Problems with logic BIST (same issues with scan AC tests)

Overheads on chip

ECE Department, University of Texas at Aus

False paths tested

ECE Department, University of Texas at Austin

Test operating conditions different from normal operating modes

Lecture 20. Design for Testability

n, November 5, 2020 26 / 38

Jacob Abraham, November 5, 2020 27 / 38







Intel Functional BIST

Functional Random Instruction Testing at Speed (FRITS) applied to Itanium processor family and Pentium 4 line (ITC 2002)

Tests (kernels) are instruction sequences

- Kernels loaded into cache and executed in real time during test application
- They generate and execute pseudo-random or directed sequences of machine code
- On Pentium-4, FRITS

ECE Department, University of Texas at Austin

ECE Department, University of Texas at Austin

- added 5% unique coverage to manual tests
- screened 10% 15% of chips which passed wafer sort/package tests, but failed system tests
- enabled low-cost testers: 40% increase in defect screening on structural tester
- Kernels execute 20 loops in \approx 8 mSecs

Are Random Tests Sufficient?

Intel implementation involved code in the cache which generated random instruction sequences

Interest in generating instructions targeting faults

Possible to generate instruction sequences which will test for an internal stuck-at fault in a module

In order to deal with defects in DSM technologies, **need to target** small delay defects

Automatically generate instruction sequences which will target small delay defects in an internal module

n, November 5, 2020 30 / 38

Jacob Abraham, November 5, 2020 31 / 38



RTL Test Generation for Hard-to-Detect Faults

Experimental Setup

ECE Department, University of Texas at Austin

- OR1200 RISC processor was DUT
- EBMC Model checker / Boolector SMT solver
- Bound of pipleine depth + 1
- Focused on hard to detect faults in control logic
- Commercial ATPG to seive out easy to detect stuck-at faults

Jacob Abraham, November 5, 2020 33 / 38

• 78% Fault coverage by commercial ATPG

RT Level Test Generation for Hard-to Detect Faults

Modulo		Elte		SAT	based	Naive	Obse	rvability
would	FC(%)	1115.	method		Method			
			$\Gamma C(0/)$		T(aaa)			T(aaa)
			FC(%)	<i>#</i> 10	T (sec)	FC(%)	<i>#</i> 10	T (sec)
if	80.35	328	84.11	310	96.18	88.49	161	95.13
ctrl	63.21	832	65.97	817	83.12	97.15	59	69.72
oprmux	73.66	378	76.09	354	95.49	98.26	6	57.46
sprs	89.59	393	90.85	381	93.71	93.78	57	90.27
freeze	82.94	17	99.14	2	64.41	100	0	43.51
rf	78.59	7444	80.50	7268	97.57	90.21	463	69.83
except	72.69	1263	73.48	1209	98.63	92.79	128	96.19
Overall	78.05	10655	79.17	10343	96.23	93.86	874	76.11

Experimental Results using SMT Solver

FC(%) : Fault Coverage in %

TO : # of Timed Out faults

T(sec) : Average Time for generating a test for a fault in seconds ECE Department, University of Texas at Austin Lecture 20. Design for Testability Jacob Abraham, November 5, 2020 34 / 38

Experimental Results, Structural Observability

Module FC(%) # TO T(sec) if 25 98.17 23.14 ctrl 99.21 8 21.16 oprmuxes 100 0 19.33 97.53 12 18.39 sprs 100 0 10.48 freeze 98.37 172 22.85 rf 97.63 69 38.14 except Overall 454 24.23

FC(%) : Fault Coverage in % **# Faults** : # of Undetected Collapsed Faults **# TO** : # of Timed Out faults **T(sec)** : Average Time for generating a test for a fault in seconds

Jacob Abraham, November 5, 2020 35 / 38

Summary of Results

ECE Department, University of Texas at Austin

- Functional fault coverage of \approx 99% for OR1200 processor
- SMT based approach was 4x faster than SAT



ECE Department, University of Texas at Au



ob Abraham, November 5, 2020 36 / 38

