




# Silicon on Insulator (SOI) Technology


- Scaling of Bulk CMOS technology leads to issues such as
  - Sub-threshold leakage
  - Power
  - Parasitic device capacitances affecting the performance
- SOI technology has been around and used in other devices like IGFETs



Most of the process tooling is the same for Bulk and SOI SOI devices have 5 terminals – Gate, Drain, Source, Substrate, Body ECE Department, University of Texas at Austin Lecture 22, SOI Technology, Packaging Jacob Abraham, November 17, 2020 1 / 42








# History Effect

Body voltage  $(V_{BS})$  alters device threshold voltage  $(V_T)$ , which affects the propagation delay.  $(V_T = V_T^0 + \gamma \cdot \sqrt{V_{SB}})$ .



# SOI Advantages and Disadvantages


#### Advantages

- Diffusion capacitance reduction (since bottom touches insulator)
- Reduced short channel effect
- Lower device threshold
- Latch-up elimination (since no lateral PNP device possible)
- Reduced body effect/source follower action (smaller  $\gamma$ )
- Reduced soft error rate (absence of well/substrate as in bulk)
- Lower power (smaller diffusion capacitances)

#### Disadvantages

ECE Department, University of Texas at A

- History Effect
- Higher Drain Induced Barrier Lowering
- Self Heating



ember 17, 2020 6 / 42

# SOI in Industry

- IBM was the pioneer in developing SOI process technology
   45nm SOI process available through MOSIS
- Freescale (now NXP), Samsung have used SOI technology
- AMD processors have been designed in SOI technology
- Global Foundries is now providing the technology
  - Was focusing on FD-SOI process
  - However, a year ago, Global Foundries announced that it was pulling back from leading edge 7 nm process development to focus on specialized processes

cture 22. SOI Technology, Packaging

Jacob Abraham, November 17, 2020 8 / 42

Jacob Abraham, November 17, 2020 9 / 42

Intel and TSMC are still using bulk CMOS

### Packages


ECE Department, University of Texas at Austin


ECE Department, University of Texas at Austin

- Package functions
  - Electrical connection of signals and power from chip to board
  - Little delay or distortion
  - Mechanical connection of chip to board
  - Removes heat produced on chip

- Protects chip from mechanical damage
- Compatible with thermal expansion
- Inexpensive to manufacture and test

Lecture 22. SOI Technology, Packaging






7

m, November 17, 2020 12 / 42

Jacob Abraham, November 17, 2020 13 / 42

# Chip-to-Package Bonding

- Traditionally, chip surrounded by pad frame
  - Metal pads on 100 200  $\mu m$  pitch
  - Gold bond wires attach pads to package
  - Lead frame distributes signals in package
  - Metal heat spreader helps with cooling



# Advanced Packages


ECE Department, University of Texas at Austin


ECE Department, University of Texas at

- Bond wires contribute parasitic inductance
- Fancy packages have many signal, power layers
  - Like tiny printed circuit boards
- Flip-chip places connections across surface of die rather than around periphery
  - Top level metal pads covered with solder balls
  - Chip flips upside down

- Carefully aligned to package (done blind!)
- Heated to melt balls
- Also called C4 (Controlled Collapse Chip Connection)

Lecture 22. SOI Technology, Packaging





#### Thermal Resistance • $\Delta T = \theta_{ja} P$ • $\Delta T$ : temperature rise on chip • $\theta_{ja}$ : thermal resistance of chip junction to ambient • P: Power dissipation on chip Thermal resistances combine like resistors • Series and parallel • $\theta_{ja} = \theta_{jp} + \theta_{pa}$ Series combination of junction-package and package-ambient thermal resistances Example • Chip has a heat sink with a thermal resistance to the package of 4.0°C/W • The resistance from chip to package is 1°C/W • The system box ambient temperature may reach 55°C • The chip temperature must not exceed 100°C • What is the maximum chip power dissipation? (100-55C)/(4 + 1 C/W) = 9 W

#### **Power Distribution**

Power Distribution Network functions

ECE Department, University of Texas at Austin Lecture 22. SOI Technology, Packa

- Carry current from pads to transistors on chip
- Maintain stable voltage with low noise
- Provide average and peak power demands
- Provide current return paths for signals
- Avoid electromigration and self-heating wearout
- Consume little chip area and wire
- Easy to lay out

ECE Department, University of Texas at Austin


Jacob Abraham, November 17, 2020 16 / 42

Jacob Abraham, November 17, 2020 17 / 42

Lecture 22. SOI Technology, Packaging

## **Power Requirements**


- $V_{DD} = V_{DDnominal} V_{droop}$
- Want  $V_{droop} < +/-10\%$  of  $V_{DD}$
- Sources of V<sub>droop</sub>
  - IR drops
  - L di/dt noise
- *I*<sub>DD</sub> changes on many time scales




#### Power System Model

ECE Department, University of Texas at A

- Power comes from regulator on system board
  - Board and package add parasitic R and L
  - Bypass capacitors help stabilize supply voltage
  - But capacitors also have parasitic R and L






er 17, 2020 18 / 42

# **Bypass Capacitors**


- Need low supply impedance at all frequencies
- Ideal capacitors have impedance decreasing with  $\omega$
- Real capacitors have parasitic R and L
  - Leads to resonant frequency of capacitor



# Frequency Response

ECE Department, University of Texas at Aust

- Use multiple capacitors in parallel
  - Large capacitor near regulator has low impedance at low frequencies
  - But also has a low self-resonant frequency
  - Small capacitors near chip and on chip have low impedance at high frequencies
- Choose caps to get low impedance at all frequencies



er 17, 2020

# Input/Output

- Input/Output System functions
  - Communicate between chip and external world
  - Drive large capacitance off chip
  - Operate at compatible voltage levels
  - Provide adequate bandwidth
  - Limit slew rates to control di/dt noise
  - Protect chip against electrostatic discharge
  - Use small number of pins (low cost)

#### I/O Pad Types

- $V_{DD}/\text{GND}$
- Output
- Input
- Bidirectional
- Analog


ECE Department, University of Texas at Austin

# Output Pads Drive large off-chip loads (2 – 50 pF) With suitable rise/fall times

- Requires chain of successively larger buffers
- Guard rings to protect against latchup
  - Noise below GND injects charge into substrate
  - Large nMOS output transistor
  - p+ inner guard ring
  - n+ outer guard ring (in n-well)

ECE Department, University of Texas at Austin	Lecture 22. SOI Technology, Packaging	Jacob Abraham, November 17, 2020 23 / 42

Jacob Abraham, November 17, 2020 22 / 42




# Electrostatic Discharge (ESD) Protection

- Static electricity builds up on the body
  - Shock delivered to a chip can fry thin gates
  - Must dissipate this energy in protection circuits before it reaches the gates
- ESD protection circuits
  - Current limiting resistor
  - Diode clamps
- ESD testing

ECE Department, University of Texas at Austin

ECE Department, University of Texas at Aust

- Human body model
- Views human as charged capacitor




Abraham, November 17, 2020 24 / 42


Department of Electrical and Computer Engineering, The University of Texas at Austin J. A. Abraham, November 17, 2020

# **Bidirectional Pads**


ECE Department, University of Texas at Austi


- Combine input and output pad
- Need tristate driver on output
  - Use enable signal to set direction
  - Optimized tristate avoids huge series transistors







b Abraham, November 17, 2020 26 / 42







# **Electrical Model for the Package**











# 3D-System: Intel Teraflops Research Chip, 2007
















# Wafer-Level Chip-Scale Packaging

ICs will be integrated with MEMS and passive components using wafer-level chip-scale packaging and TSVs




# Stacking Different Dies in 3D

Processor, memory, logic and Analog/RF circuitry can be interconnected with TSVs Liquids using MEMS microchannels can be used to cool the stack



Source: Electronic Design, July 2, 2010, and École Polytechnique Fédérale de Lausanne ECE Department, University of Texas at Austin lacob Abraham, November 17, 2020 40 / 42

TSV O	TSV Overhead						
	SILICON CONS AS A FUNCTION OF T						
	TSV aspect ratio	5:1	10:1	20:1			
	TSV size (diameter $\times$ depth, $\mu m)$	40×20	$20 \times 200$	10×200			
	Keep-out area (2.5 × diameter, μm)	100	50	2.5			
	Total TSV footprint (mm <sup>2</sup> )	7.9	2	0.5			
	Footprint relative to IC area	12.3%	3.10%	0.80%			
	Average TSV density = $16 \text{ TSVs/mm}^2$ ; die size = $8 \times 8 \text{ mm}$						
	Courtesy of Alchimer S.A.						
Source	e: Electronic Design, July 2, 2		Jacol	o Abraham, Novem	ber 17, 2020 4		



Lecture 22. SOI Technology, Packaging

ECE Department, University of Texas at Austin

Jacob Abraham, November 17, 2020 42 / 42