1. Create new library
2.
Schematic Composer
3. Netlist
generation using Verilog-XL
In the Library Manager, we create a new library where we will output our design. This library is called SimpleDesign. Create the library as the following:
Click OK