1. Create new library 2. Schematic Composer 3. Netlist generation using Verilog-XL
In this step, we will use our SimpleSCL to create a simple design to illustrate how to use the standard cell library.
Next-->
